Z8018x Family
MPU User Manual
97
Bit
Position Bit/Field R/W
Value Description
0
DME
R
DMA Main Enable — A DMA operation is only enabled
when its DE bit DE0 for channel 0, DE1 for channel 1)
and the DME bit are set to 1.
When NMI occurs, DME is reset to 0, thus disabling
DMA activity during the NMI interrupt service
routine. To restart DMA, DE0 and/or DE1 must be
written with 1 (even if the contents are already 1).
This action automatically sets DME to 1, allowing
DMA operations to continue. DME cannot be
directly written. It is cleared to 0 by NMI or
indirectly set to 1 by setting DE0 and/or DE1 to
1.DME is cleared to 0 during RESET.
DMA Mode Register (DMODE)
DMODE is used to set the addressing and transfer mode for channel 0.
DMA Mode Register (DMODE: 31H)
Bit
7
6
5
DM1
R/W
0
4
DM0
R/W
0
3
2
1
MMOD
R/W
0
0
?
?
?
Bit/Field
R/W
?
?
?
SM1
R/W
0
SM0
R/W
0
Reset
Note: R = Read W = Write X = Indeterminate ? = Not Applicable
Bit
Position Bit/Field R/W
Value Description
5–4 DM1:0 R/W
Destination Mode Channel 0 — Specifies whether the
destination for channel 0 transfers is memory, I/O or
memory mapped I/O and the corresponding address
modifier. Reference Table 12.
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
