ZL50022
Data Sheet
Pin Name
Output Timing Rate
Output Timing Unit
FPo0 pulse width
CKo0
244
ns
MHz
ns
4.096
FPo1 pulse width
CKo1
122
8.192
MHz
ns
FPo2 pulse width
CKo2
61
16.384
244, 122, 61 or 30
4.096, 8.192, 16.384 or 32.768
1.544 or 2.048
MHz
ns
FPo3 pulse width
CKo3
MHz
MHz
ns
CKo4
FPo5 pulse width
CKo5
51
19.44
MHz
Table 3 - Output Timing Generation
The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode,
the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is
8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output
a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the
SLV_DPLLEN (bit 13) of the Control Register (CR) is set.
In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs
from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame
Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the
OCFSR register.
In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All
other clocks and frame pulses correspond to the timing shown in Table 3 above.
The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the
programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the
device delivers the negative output clock format. The ZL50022 can also deliver GCI-Bus format output frame
pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a
separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and
others in GCI-Bus mode.
The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P,
CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo_OFF2 is configured to provide the
non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the
FPOFF2 register. In this instance, FPo_OFF2 can be labeled as FPo5.
25
Zarlink Semiconductor Inc.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
