欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9196ASR 参数 Datasheet PDF下载

MT9196ASR图片预览
型号: MT9196ASR
PDF下载: 下载PDF文件 查看货源
内容描述: 综合数字电话电路( IDPC ) [Integrated Digital Phone Circuit (IDPC)]
分类和应用: 电话电路PC
文件页数/大小: 46 页 / 636 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT9196ASR的Datasheet PDF文件第1页浏览型号MT9196ASR的Datasheet PDF文件第2页浏览型号MT9196ASR的Datasheet PDF文件第4页浏览型号MT9196ASR的Datasheet PDF文件第5页浏览型号MT9196ASR的Datasheet PDF文件第6页浏览型号MT9196ASR的Datasheet PDF文件第7页浏览型号MT9196ASR的Datasheet PDF文件第8页浏览型号MT9196ASR的Datasheet PDF文件第9页  
MT9196
Pin Description (continued)
Pin #
14
Name
D
out
Description
Data Sheet
Data Output.
A tri-state digital output for 8 bit wide channel data being sent to the Layer 1
device. Data is shifted out via this pin concurrent with the rising edge of BCL during the
timeslot defined by STB, or according to standard ST-BUS timing.
Data Input.
A digital input for 8 bit wide channel data received from the Layer 1 device. Data
is sampled on the falling edge of BCL during the timeslot defined by STB, or according to
standard ST-BUS timing. Input level is CMOS compatible.
Data Strobe/Frame Pulse (Input).
For SSI mode this input determines the 8 bit timeslot
used by the device for both transmit and receive data. This active high signal has a repetition
rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode. CMOS level
compatible input.
15
D
in
16
STB/F0i
17
CLOCKin
Clock Input.
The clock provided to this input is used by the internal phone functions. In ST-
BUS mode this is the C4i input. In SSI synchronous mode, this is the Bit Clock input. In SSI-
asynchronous mode this is an asynchronous 4 MHz Master Clock input.
XSTL2
V
DD
Crystal Input (4.096 MHz).
Used in conjunction with the CLOCKin pin to provide the master
clock signal via external crystal.
Positive Power Supply (Input).
Nominally 5 volts.
18
19
20
21
22
23
24
25
26
27
28
HSPKR-
Inverting Handset Speaker (Output).
Output to the handset speaker (balanced).
HSPKR+
Non-Inverting Handset Speaker (Output).
Output to the handset speaker (balanced).
SPKR-
SPKR+
Inverting Speaker (Output).
Output to the speakerphone speaker (balanced).
Non-Inverting Speaker (Output).
Output to the speakerphone speaker (balanced).
V
SS
SPKR
Power Supply Rail for Speaker Driver.
Nominally 0 Volts.
AUX
out
AUX
in
MIC+
V
SSA
Auxiliary Port (Output).
Access point to the D/A (analog) signals of the receive path as well
as to the various analog inputs.
Auxiliary Port (Input).
An analog signal may be fed to the filter/codec transmit section and
various loopback paths via this pin. No external anti-aliasing is required.
Non-inverting on-hook answer back Microphone (Input).
Microphone amplifier non-
inverting input pin.
Analog Ground (Input).
Nominally 0 V.
Overview
The functional block diagram of Figure 1 depicts the main operations performed by the MT9196 IDPC. Each of
these functional blocks will be described individually in the sections to follow. This overview will describe some of
the end-user features which may be implemented as a direct result of the level of integration found within the IDPC.
The main feature required of a digital telephone is to convert the digital Pulse Code Modulated (PCM) information,
being received by the telephone set, into an analog electrical signal. This signal is then applied to an appropriate
audio transducer such that the information is finally converted into intelligible acoustic energy. The same is true of
the reverse direction where acoustic energy is converted first into an electrical analog and then digitized (into PCM)
before being transmitted from the set. Along the way if the signals can be manipulated, either in the analog or the
digital domains, other features such as gain control and signal generation may be added. Finally, most electro-
acoustic transducers (loudspeakers) require a large amount of power if they are to develop an acoustic signal. The
inclusion of audio amplifiers to provide this power is required.
3
Zarlink Semiconductor Inc.