欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8880CSR1 参数 Datasheet PDF下载

MT8880CSR1图片预览
型号: MT8880CSR1
PDF下载: 下载PDF文件 查看货源
内容描述: [DTMF Signaling Circuit, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013AC, SOIC-20]
分类和应用: 电信光电二极管电信集成电路
文件页数/大小: 28 页 / 611 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT8880CSR1的Datasheet PDF文件第17页浏览型号MT8880CSR1的Datasheet PDF文件第18页浏览型号MT8880CSR1的Datasheet PDF文件第19页浏览型号MT8880CSR1的Datasheet PDF文件第20页浏览型号MT8880CSR1的Datasheet PDF文件第22页浏览型号MT8880CSR1的Datasheet PDF文件第23页浏览型号MT8880CSR1的Datasheet PDF文件第24页浏览型号MT8880CSR1的Datasheet PDF文件第25页  
MT8880C  
Data Sheet  
AC Electrical Characteristics- Voltages are with respect to ground (VSS) unless otherwise stated.  
Characteristics  
High group output level  
Sym.  
Min. Typ.Max. Units  
Conditions  
dBm RL=10 kΩ  
dBm RL=10 kΩ  
13  
14  
15  
16  
VHOUT  
VLOUT  
dBP  
-6.1  
-8.1  
0
-2.1  
-4.1  
3
T
O
N
E
Low group output level  
Pre-emphasis  
2
dB  
dB  
RL=10 kΩ  
Output distortion (Single Tone)  
THD  
-35  
25 kHz Bandwidth  
O
U
T
RL=10 kΩ  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
Frequency deviation  
fD  
RLT  
tCYC  
tCH  
tCL  
±0.7  
±1.5  
%
kΩ  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
pF  
pF  
fC=3.579545 MHz  
Output load resistance  
Φ2 cycle period  
10  
50  
250  
115  
110  
M
P
U
Φ2 high pulse width  
Φ2 low pulse width  
I
Φ2 rise and fall time  
tR, F  
tAH, RWH  
tAS, RWS  
t
25  
N
T
E
R
F
A
C
E
Address, R/W hold time  
Address, R/W setup time (before Φ2)  
Data hold time (read)  
t
26  
23  
22  
t
tDHR  
tDDR  
tDSW  
tDHW  
CIN  
*
Φ2 to valid data delay (read)  
Data setup time (write)  
Data hold time (write)  
Input Capacitance (data bus)  
Output Capacitance (IRQ/CP)  
Crystal/clock frequency  
Clock input rise time  
100  
200 pF load  
45  
10  
5
5
COUT  
fC  
D
T
M
F
3.5759 3.5795 3.5831 MHz  
tLHCL  
tHLCL  
DCCL  
CLO  
110  
110  
60  
ns  
ns  
%
Ext. clock  
Ext. clock  
Ext. clock  
Clock input duty cycle  
Clock input duty cycle  
Capacitive load (OSC2)  
C
L
K
40  
50  
30  
pF  
† Timing is over recommended temperature & power supply voltages.  
‡ Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.  
* The data bus output buffers are no longer sourcing or sinking current by tDHR  
See Figure 6 regarding guard time adjustment.  
.
#
NOTES: 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load.  
2) Digit sequence consists of all 16 DTMF tones.  
3) Tone duration=40 ms. Tone pause=40 ms.  
4) Nominal DTMF frequencies are used.  
5) Both tones in the composite signal have an equal amplitude.  
6) The tone pair is deviated by ±1.5%±2 Hz.  
7) Bandwidth limited (3 kHz) Gaussian noise.  
8) The precise dial tone frequencies are 350 and 440 Hz (±2%).  
9) For an error rate of less than 1 in 10,000.  
10) Referenced to the lowest amplitude tone in the DTMF signal.  
11) Referenced to the minimum valid accept level.  
12) For guard time calculation purposes.  
21  
Zarlink Semiconductor Inc.  
 复制成功!