欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8816AE 参数 Datasheet PDF下载

MT8816AE图片预览
型号: MT8816AE
PDF下载: 下载PDF文件 查看货源
内容描述: ISO- CMOS 8 ×16模拟开关阵列 [ISO-CMOS 8 x 16 Analog Switch Array]
分类和应用: 开关光电二极管输出元件
文件页数/大小: 12 页 / 329 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT8816AE的Datasheet PDF文件第1页浏览型号MT8816AE的Datasheet PDF文件第2页浏览型号MT8816AE的Datasheet PDF文件第3页浏览型号MT8816AE的Datasheet PDF文件第5页浏览型号MT8816AE的Datasheet PDF文件第6页浏览型号MT8816AE的Datasheet PDF文件第7页浏览型号MT8816AE的Datasheet PDF文件第8页浏览型号MT8816AE的Datasheet PDF文件第9页  
MT8816
Functional Description
Data Sheet
The MT8816 is an analog switch matrix with an array size of 8 x 16. The switch array is arranged such that there
are 8 columns by 16 rows. The columns are referred to as the Y inputs/outputs and the rows are the X
inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and
provide a high degree of isolation when turned off. The control memory consists of a 128 bit write only RAM in
which the bits are selected by the address inputs (AY0-AY2, AX0-AX3). Data is presented to the memory on the
DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and STROBE inputs
are high and are latched on the falling edge of STROBE. A logical “1” written into a memory cell turns the
corresponding crosspoint switch on and a logical “0” turns the crosspoint off. Only the crosspoint switches
corresponding to the addressed memory location are altered when data is written into memory. The remaining
switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by
establishing appropriate patterns in the control memory. A logical “1” on the RESET input will asynchronously return
all memory locations to logical “0” turning off all crosspoint switches regardless of whether CS is high or low.
Two voltage reference pins (V
SS
and V
EE
) are provided for the MT8816 to enable switching of negative analog
signals. The range for digital signals is from V
DD
to V
SS
while the range for analog signals is from V
DD
to V
EE
. V
SS
and V
EE
pins can be tied together if a single voltage reference is needed.
Address Decode
The seven address inputs along with the STROBE and CS (Chip Select) are logically ANDed to form an enable
signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To
write to a location, RESET must be low and CS must go high while the address and data are set up. Then the
STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is
high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be
stable on the falling edge of STROBE in order for correct data to be written to the latch.
4
Zarlink Semiconductor Inc.