欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT093 参数 Datasheet PDF下载

MT093图片预览
型号: MT093
PDF下载: 下载PDF文件 查看货源
内容描述: 8 ×12模拟开关阵列 [8 x 12 Analog Switch Array]
分类和应用: 开关
文件页数/大小: 9 页 / 528 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT093的Datasheet PDF文件第1页浏览型号MT093的Datasheet PDF文件第2页浏览型号MT093的Datasheet PDF文件第4页浏览型号MT093的Datasheet PDF文件第5页浏览型号MT093的Datasheet PDF文件第6页浏览型号MT093的Datasheet PDF文件第7页浏览型号MT093的Datasheet PDF文件第8页浏览型号MT093的Datasheet PDF文件第9页  
ISO-CMOS
Pin Description
Pin #
PDIP
PLCC
MT093
Name
42
43
44
DATA
Y2
V
DD
Description
DATA (Input)
: a logic high input will turn on the selected switch and a logic low will
turn off the selected switch. Active High.
Y2 Analog (Input/Output)
: this is connected to the Y2 column of the switch
array.
Positive Power Supply.
38
39
40
Functional Description
The MT093 is an analog switch matrix with an array
size of 8 x 12. The switch array is arranged such that
there are 8 columns by 12 rows. The columns are
referred to as the Y input/output lines and the rows
are the X input/output lines. The crosspoint analog
switch array will interconnect any X line with any Y
line when turned on and provide a high degree of
isolation when turned off. The control memory
consists of a 96 bit write only RAM in which the bits
are selected by the address input lines (AY0-AY2,
AX0-AX3). Data is presented to the memory on the
DATA input line. Data is asynchronously written into
memory whenever the STROBE input is high and is
latched on the falling edge of STROBE. A logical “1”
written into a memory cell turns the corresponding
crosspoint switch on and a logical “0” turns the
crosspoint off. Only the crosspoint switches
corresponding to the addressed memory location are
altered when data is written into memory. The
remaining switches retain their previous states. Any
combination of X and Y lines can be interconnected
by establishing appropriate patterns in the control
memory. A logical “1” on the RESET input line will
asynchronously return all memory locations to
logical “0” turning off all crosspoint switches.
Address Decode
The seven address lines along with the STROBE
input are logically ANDed to form an enable signal
for the resettable transparent latches. The DATA
input is buffered and is used as the input to all
latches. To write to a location, RESET must be low
while the address and data lines are set up. Then the
STROBE input is set high and then low causing the
data to be latched. The data can be changed while
STROBE is high, however, the corresponding switch
will turn on and off in accordance with the data. Data
must be stable on the falling edge of STROBE in
order for correct data to be written to the latch.
3-67