欢迎访问ic37.com |
会员登录 免费注册
发布采购

MDS108A 参数 Datasheet PDF下载

MDS108A图片预览
型号: MDS108A
PDF下载: 下载PDF文件 查看货源
内容描述: 非托管9端口10/100 Mbps以太网交换机 [Unmanaged 9-Port 10/100 Mbps Ethernet Switch]
分类和应用: 以太网局域网(LAN)标准
文件页数/大小: 37 页 / 310 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MDS108A的Datasheet PDF文件第2页浏览型号MDS108A的Datasheet PDF文件第3页浏览型号MDS108A的Datasheet PDF文件第4页浏览型号MDS108A的Datasheet PDF文件第5页浏览型号MDS108A的Datasheet PDF文件第6页浏览型号MDS108A的Datasheet PDF文件第7页浏览型号MDS108A的Datasheet PDF文件第8页浏览型号MDS108A的Datasheet PDF文件第9页  
MDS108
Unmanaged 9-Port 10/100 Mbps
Ethernet Switch
Data Sheet
Features
8 10/100 Mbps auto-negotiating RMII ports
1 10/100 Mbps auto-negotiating MII/serial port
(port 8) that can be used as a WAN uplink or as a
9th port
Operates stand-alone or can be cascaded with a
second MDS108 to reach 16 ports
-
-
-
XLink expansion MII port (port 8)
Operates at 100/200/300/400 Mbps
Default mode allows operation without external
EEPROM
-
-
November 2003
Ordering Information
MDS108AL
208 Pin PQFP
-40°C to +85°C
Input ports are defined to be high or low priority
Allows explicit identification of IP phone ports
External I
2
C EEPROM for power-up configuration
Supports both full and half duplex ports
Ports 0 & 1 can be trunked to provide a 200 Mbps
link to another switch or server
Port 7 can be used to mirror traffic from the other 7
ports (0-6)
Utilizes a single low-cost external pipelined,
SyncBurst SRAM (SBRAM) for buffer memory
-
256 KB or 512 KB (1 chip)
Provides back-pressure for half duplex
802.3x flow control for full duplex
Flow control capabilities
-
-
Up to 8 port-based VLANs
Full wirespeed layer 2 switching on all ports (up to
2.679 M packets per second)
Internal 1 K MAC address table
-
-
Auto address learning
Auto address aging
Leading-edge Quality of Service (QoS)
capabilities provided based on 802.1 p and IP
TOS/DS field
-
-
2 queues per output port
Packet scheduling based on Weighted Round
Robin (WRR) and Weighted Random Early
Detection/Drop (WRED)
With flow control disabled, can drop packets
during congestion using WRED
2 levels of packet drop provided
Supports external parallel port for configuration
updates
Special power-saving mode for inactive ports
Ability to support WinSock 2.0 and Windows2000
smart applications
Transmit delay control capabilities
-
-
Assures maximum delay (< 1 ms)
Supports mixed voice/data networks
-
-
Provides port-based prioritization of packets on
up to 4 ports
Optimized pin-out for easy board layout
Figure 1 - System Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.