欢迎访问ic37.com |
会员登录 免费注册
发布采购

LE87251NQCT 参数 Datasheet PDF下载

LE87251NQCT图片预览
型号: LE87251NQCT
PDF下载: 下载PDF文件 查看货源
内容描述: [Line Driver, 1 Func, 1 Driver, 1 Rcvr, BIPolar, 4 X 4 MM, GREEN, QFN-16]
分类和应用: 驱动接口集成电路驱动器
文件页数/大小: 14 页 / 187 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号LE87251NQCT的Datasheet PDF文件第5页浏览型号LE87251NQCT的Datasheet PDF文件第6页浏览型号LE87251NQCT的Datasheet PDF文件第7页浏览型号LE87251NQCT的Datasheet PDF文件第8页浏览型号LE87251NQCT的Datasheet PDF文件第10页浏览型号LE87251NQCT的Datasheet PDF文件第11页浏览型号LE87251NQCT的Datasheet PDF文件第12页浏览型号LE87251NQCT的Datasheet PDF文件第13页  
Le87251
3.0
Absolute Maximum Ratings
Data Sheet
Stresses above the values listed under
Absolute Maximum Ratings
can cause permanent device failure.
Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods
can affect device reliability.
Storage Temperature
Operating Ambient Temperature
Operating Junction Temperature
(See Notes 1 and 2)
VS+ to VS- Supply Voltage
VS+ with respect to GND
VS- with respect to GND
Driver inputs VINA/B/C/D
Control inputs ENAB/ENCD with respect to GND
Maximum current on any input
Maximum current at amplifier output (DC continuous)
ESD Immunity (Human Body Model)
ESD Immunity (Charge Device Model)
−65 ≤
T
A
+150°C
−40 ≤
T
A
+85°C
−40 ≤
T
A
+150°C
−0.3
V to 30 V
−0.3
V to 30 V
−30
V to +0.3 V
VS- to VS+
−0.3
V to 6 V
10 mA
100 mA
JESD22 Class 2 compliant
JESD22 Class IV compliant
Note: Continuous operation above 145°C junction temperature may degrade device reliability.
3.1
Thermal Resistance
The thermal performance of a thermally enhanced package is assured through optimized printed circuit
board layout. Specified performance requires that the exposed thermal pad be soldered to an equally sized
exposed copper surface, which, in turn, conducts heat through multiple vias to larger internal copper
planes.Please refer to the
QFN Package
application note, available from http://www.zarlink.com, for layout and
heat sinking guidelines.
3.2
Package Assembly
The green package devices are assembled with enhanced, environmental compatible lead-free, halogen-free, and
antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board
assembly processes or newer lead-free board assembly processes.
Refer to IPC/JEDEC J-Std-020 Table 4-2 for recommended peak soldering temperature and Table 5-2 for the
recommended solder reflow temperature profile
.
9
Zarlink Semiconductor Inc.