欢迎访问ic37.com |
会员登录 免费注册
发布采购

KESRX01/IG/QP1S 参数 Datasheet PDF下载

KESRX01/IG/QP1S图片预览
型号: KESRX01/IG/QP1S
PDF下载: 下载PDF文件 查看货源
内容描述: 290 - 460MHZ ASK接收器 [290 - 460MHz ASK Receiver]
分类和应用: 电信集成电路光电二极管
文件页数/大小: 11 页 / 186 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第1页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第2页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第4页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第5页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第6页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第7页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第8页浏览型号KESRX01/IG/QP1S的Datasheet PDF文件第9页  
KESRX01
PIN LISTING
Pin
1
2
3
4
5
6
7
8
9
10
11
12
Symbol
IFDC1
IFDC2
IF1
IF2
VCC
MIXIP
RFOP
VEERF
RFIN
DSN
DATAOP
PEAK
Description
IF amplifier – decouple point
IF amplifer – decouple point
Mixer output
IF amplifer input
Positive power supply
RF mixer input (tank)
RF amplifier output (tank)
RF amplifier ground
RF input (antenna)
Bit slicer comparator
negative input
Bit slicer comparator output
Peak detector output
Pin
13
14
15
16
17
18
19
20
21
22
23
24
Symbol
VEE
PD
VCO1
VCO2
NC
NC
LF
DF0
DF1
DF2
XTAL1
XTAL2
Description
Negative power supply (0V)
PLL power down
VCO maintaining amplifer
VCO maintaining amplifier
Not connected, unless to GND
Not connected,unless to GND
PLL loop filter O/P output
Data filter – external connection
Data filter – external connection
Data filter – external connection
Crystal oscillator
Crystal oscillator
FUNCTION
Phase locked loop
The phase locked loop generates the local oscillator by
frequency multiplication of a crystal referenced oscillator.
Dividers
A divide by 64 prescaler is present in the PLL feedback
loop. The local oscillator frequency is then Fo=64xF
ref
. A
system operating at 433.92MHz (RFIN) with a 270KHz IF
frequency would require a reference of 6.77578MHz
(assuming mixer low side injection). Alternative choice of
crystal and tank components permit operation at specific
frequencies in the range 290 – 460MHz.
This phase detector has a triangle characteristic for an
input phase error in the range -2π <
θ<+2π
and has the benefit
of being a true frequency detector (as well as a phase
detector) and hence will always achieve lock for any initial
VCO frequency.
The charge pump provides an output current in the range
±30µA
and hence gives a phase detector gain of 4.8µA/rad.
The PLL loop characteristics such as lock-up time, capture
range, loop bandwidth and VCO reference sideband
suppression are controlled by the external loop filter.
For the intended application a 2nd order loop should be
sufficient as shown in the test circuit Fig. 6.
Phase detector
The phase detector used is a phase frequency detector
(PFD) with a current (charge pump) output.
VCO
A balanced configuration is used with the LC tank
connected externally across VCO1 and VCO2 Fig. 3.
DP
DPb
VCO1
VCO2
Fig. 3 Input circuit of VCO and divider chain
3