欢迎访问ic37.com |
会员登录 免费注册
发布采购

EA218EI5B 参数 Datasheet PDF下载

EA218EI5B图片预览
型号: EA218EI5B
PDF下载: 下载PDF文件 查看货源
内容描述: EA218E 8端口以太网接入控制器XpressFlow 2020年以太网路由交换机芯片组 [EA218E 8-Port Ethernet Access Controller XpressFlow 2020 Ethernet Routing Switch Chipset]
分类和应用: 控制器以太网
文件页数/大小: 28 页 / 505 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号EA218EI5B的Datasheet PDF文件第5页浏览型号EA218EI5B的Datasheet PDF文件第6页浏览型号EA218EI5B的Datasheet PDF文件第7页浏览型号EA218EI5B的Datasheet PDF文件第8页浏览型号EA218EI5B的Datasheet PDF文件第10页浏览型号EA218EI5B的Datasheet PDF文件第11页浏览型号EA218EI5B的Datasheet PDF文件第12页浏览型号EA218EI5B的Datasheet PDF文件第13页  
P
R
E
L
I
M
I
N
A
R
Y
I
N
F
O
R
M
A
T
I
O
N
XpressFlow-2020 Series –
Ethernet Switch Chipset
EA218E
8-Port 10Mb Ethernet Access Controller
2. FUNCTIONAL DESCRIPTION
2.1 Local Memory (Local Buffer Memory) Interface
Uses industry standard Synchronous Burst Mode SRAM up to 1M bytes
32k x 32, 64k x 32, 128k x 32, or 256k x 32
Provides separate Read and Write Chip Selects ( L_OE[3:0]# and L_WE[3:0]# ) for each memory chip
Supports back to back Read or Write operations across memory chips
2.1.1 Pin Description
Symbol
L_D[31:0]
L_A[18:2]
L_A[19] /
L_OE[3]#
L_OE[2:0]#
L_WE[3:0]#
L_BWE[3:0]#
L_ADSC#
L_CLK
L_D[31:0]
L_A[18:2]
L_A[19] /
L_WE[3]#
L_WE[2:0]#
L_OE[3:0]#
L_BWE[3:0]#
L_ADSC#
L_CLK
Note:
Type
TTL I/O-TS
CMOS Output
CMOS Output
Name and Functions
Local Memory Data Bus Bit [31:0]
– a 32-bit synchronous data bus.
Local Memory Address Bus Bit [18:2]
– Bit [18:2] of a synchronous address bus. The
memory address is sampled when L_CS# is enabled and L_ADSC# is asserted.
Local Memory Address Bus Bit [19] or Local Memory Read Chip Select [3]
– De-
pends on memory configuration, this pin can be used as the Local Memory Address Bit
[19] or as the Local Memory Read Chip Select [3].
Local Memory Read Chip Select [2:0]
– allows up to read one of the 4 banks of mem-
ory.
Local Memory Write Chip Select [3:0]
– allows up to write one of the 4 banks of mem-
ory.
Local Memory Byte Write Enable [3:0]
– use to write individual bytes.
Local Memory Controller Address Status
– to load a new address.
Local Memory Clock
– a synchronous clock to memory devices.
Local Memory Data Bus Bit [31:0]
– a 32-bit synchronous data bus.
Local Memory Address Bus Bit [18:2]
– Bit [17:2] of a synchronous address bus. The
memory address is sampled when L_CS# is enabled and L_ADSC# is asserted.
Local Memory Address Bus Bit [19] or Local Memory Write Chip Select [3]
– De-
pends on memory configuration, this pin can be used as the Local Memory Address Bit
[19] or as the Local Memory Write Chip Select [3].
Local Memory Write Chip Select [2:0]
– allows up to write one of the 4 banks of mem-
ory.
Local Memory Read Chip Select [3:0]
– allows up to read one of the 4 banks of mem-
ory.
Local Memory Byte Write Enable [3:0]
– use to write individual bytes.
Local Memory Controller Address Status
– to load a new address.
Local Memory Clock
– a synchronous clock to memory devices.
CMOS Output
CMOS Output
CMOS Output
CMOS Output
CMOS Output
TTL I/O-TS
CMOS Output
CMOS Output
CMOS Output
CMOS Output
CMOS Output
CMOS Output
CMOS Output
These pins have weak internal pull up resistors (50k to 100k Ohms each).
© 1998
Zarlink Semiconductor, Inc.
8
Rev.2.1 – February, 1999