欢迎访问ic37.com |
会员登录 免费注册
发布采购

YMF724F-V 参数 Datasheet PDF下载

YMF724F-V图片预览
型号: YMF724F-V
PDF下载: 下载PDF文件 查看货源
内容描述: 为PCI总线的高性能音频控制器 [high performance audio controller for the PCI Bus]
分类和应用: 控制器PC
文件页数/大小: 50 页 / 267 K
品牌: YAMAHA [ YAMAHA CORPORATION ]
 浏览型号YMF724F-V的Datasheet PDF文件第6页浏览型号YMF724F-V的Datasheet PDF文件第7页浏览型号YMF724F-V的Datasheet PDF文件第8页浏览型号YMF724F-V的Datasheet PDF文件第9页浏览型号YMF724F-V的Datasheet PDF文件第11页浏览型号YMF724F-V的Datasheet PDF文件第12页浏览型号YMF724F-V的Datasheet PDF文件第13页浏览型号YMF724F-V的Datasheet PDF文件第14页  
YMF724F  
1-2. PCI Configuration Register  
In addition to the Configuration Register defined by PCI Revision 2.1, DS-1 provides proprietary PCI  
Configuration Registers in order to control legacy audio function, such as FM Synthesizer, Sound Blaster Pro,  
MPU401 and Joystick. These additional registers are configured by BIOS or the configuration software  
from YAMAHA Corporation.  
The following shows the overview of the PCI Configuration Register.  
Offset  
00-03h  
04-07h  
08-0Bh  
0C-0Fh  
10-13h  
14-2Bh  
2C-2Fh  
30-33h  
34-37h  
38-3Bh  
3C-3Fh  
40-43h  
44-47h  
48-4Bh  
4C-4Fh  
50-53h  
54-57h  
58-5Bh  
5C-FFh  
b[31..24]  
b[23..16]  
b[15..8]  
b[7..0]  
Device ID  
Status  
Vendor ID  
Command  
Base Class Code  
Reserved  
Sub Class Code  
Header Type  
Programming IF  
Latency Timer  
Revision ID  
Reserved  
PCI Audio Memory Base Address  
Reserved  
Subsystem ID  
Subsystem Vendor ID  
Reserved  
Reserved  
Reserved  
Cap Pointer  
Maximum Latency  
Minimum Grant  
Interrupt Pin  
Interrupt Line  
Extended Legacy Audio Control  
Subsystem ID Write  
DS-1 Power Control  
Reserved  
Legacy Audio Control  
Subsystem Vendor ID Write  
DS-1 Control  
D-DMA Slave Configuration  
Power Management Capabilities  
Reserved  
Next Item Pointer  
Capability ID  
Power Management Control / Status  
ACPI Mode  
Reserved  
Reserved  
Reserved registers are hardwired to “0”. All data written to these registers are discarded. The values  
read from these registers are all zero.  
DS-1 can be accessed by using any bus width, 8-bit, 16-bit or 32-bit.  
January 14, 1999  
-10-  
 复制成功!