欢迎访问ic37.com |
会员登录 免费注册
发布采购

YAC520 参数 Datasheet PDF下载

YAC520图片预览
型号: YAC520
PDF下载: 下载PDF文件 查看货源
内容描述: 高档音量控制 [High Grade Volume Control]
分类和应用:
文件页数/大小: 16 页 / 361 K
品牌: YAMAHA [ YAMAHA CORPORATION ]
 浏览型号YAC520的Datasheet PDF文件第1页浏览型号YAC520的Datasheet PDF文件第2页浏览型号YAC520的Datasheet PDF文件第3页浏览型号YAC520的Datasheet PDF文件第5页浏览型号YAC520的Datasheet PDF文件第6页浏览型号YAC520的Datasheet PDF文件第7页浏览型号YAC520的Datasheet PDF文件第8页浏览型号YAC520的Datasheet PDF文件第9页  
YAC520  
Pin Functions  
Power supply pins  
AVDD  
AVSS  
DVDD  
DVSS  
Analog power supply (+5.0 V)  
Analog ground  
Digital power supply (+5.0 V)  
Digital ground  
Analog Pins  
LIN1  
Left Channel Analog input 1  
Lch analog input pin 1  
Gain setting ranges from +32 dB to 95 dB when the signal inputted to LIN2 is inputted this pin, and  
gain setting ranges from +20.0 dB to 107.0 dB when it is grounded through a capacitor.  
LIN2  
Left Channel Analog input 2  
Lch analog input pin 2  
Gain setting ranges from +32 dB to 95 dB when the signal inputted to LIN1 is inputted this pin, and  
gain setting ranges from +29.5 dB to 97.5 dB when it is grounded through a capacitor.  
RIN1  
Right Channel Analog input 1  
Rch analog input pin 1  
Gain setting ranges from +32 dB to 95 dB when the signal inputted to RIN2 is inputted this pin, and  
gain setting ranges from +20.0 dB to 107.0 dB when it is grounded through a capacitor.  
RIN2  
Right Channel Analog input 2  
Rch analog input pin 2  
Gain setting ranges from +32 dB to 95 dB when the signal inputted to RIN1 is inputted this pin, and  
gain setting ranges from +29.5 dB to 97.5 dB when it is grounded through a capacitor.  
LOUT  
Left Channel Analog output  
Lch analog output pin  
Note this is an inverted output.  
ROUT  
Right Channel Analog output  
Rch analog output pin  
Note this is an inverted output.  
VREF  
Analog Reference Voltage (output)  
Analog reference voltage output pin  
Outputs 1/2VDD. Ground through a capacitor of 10 µF or more to attain stabilization.  
Digital Pins  
SDATAI  
Serial data input pin  
SDATAO Serial Data Output  
Serial Data Input  
Serial data putput pin  
Outputs Serial data when CSN is “low”, or becomes high impedance state when it is “high”.  
SCLK  
Serial Clock (Input)  
Serial clock input pin  
CSN  
Chip Select (Input)  
Chip select input pin  
ICN  
DC Bias Initial Clear (Input)  
DC bias initialization pin. DC bias is set to VREF (analog reference voltage) when this is “low”.  
To stabilize the bias voltage at power on, determine the control time in accordance with the coupling  
capacitor that is connected to the inputs (LIN1, LIN2, RIN1 ,RIN2).  
(Refer to “VREF stabilization time and DC bias initialization time” in the description of functions.)  
ZCEN  
Zero Crossing Enable (Input)  
Zero crossing control pin. Making this pin “high” enables a mode where volume change is performed  
after detecting zero crossing.  
The volume change immediately after writing data when this pin is “low”.  
TE  
Test Enable (Input)  
Test mode control pin. Fix it to “low” or with NC when using.  
4
 复制成功!