欢迎访问ic37.com |
会员登录 免费注册
发布采购

YAC520-E 参数 Datasheet PDF下载

YAC520-E图片预览
型号: YAC520-E
PDF下载: 下载PDF文件 查看货源
内容描述: [Volume Control Circuit, 2 Channel(s), CMOS, PDSO20, SSOP-20]
分类和应用: 光电二极管商用集成电路
文件页数/大小: 15 页 / 302 K
品牌: YAMAHA [ YAMAHA CORPORATION ]
 浏览型号YAC520-E的Datasheet PDF文件第3页浏览型号YAC520-E的Datasheet PDF文件第4页浏览型号YAC520-E的Datasheet PDF文件第5页浏览型号YAC520-E的Datasheet PDF文件第6页浏览型号YAC520-E的Datasheet PDF文件第8页浏览型号YAC520-E的Datasheet PDF文件第9页浏览型号YAC520-E的Datasheet PDF文件第10页浏览型号YAC520-E的Datasheet PDF文件第11页  
YAC520
s
Description of digital functions
Serial data interface
HGVC1 is a simple three wire serial interface. SDATAI is a serial data input pin, SCLK is a serial clock
pin, and CSN is a chip select pin for writing volume value. 16 bit serial data is so formatted that SDATAI
is inputted in synchronous with rise edge of SCLK when CSN is “low”. (MSB first) Data is latched with
the rise edge of CSN, and volume values of both left channel and right channel are set into the register.
Serial data is outputted from SDATAO in synchronous with fall edge of SCLK. This data allows control
by using daisy chain connection or confirmation of present volume value easily.
Note that the register value after power on is 0000h (muted state), and thus, the interface becomes valid
after the time tPUP elapses.
CSN
SCLK
SDATAI
SDATAO
R1[7] R1[6] R1[5] R1[4] R1[3] R1[2] R1[1] R1[0] L1[7] L1[6] L1[5] L1[4] L1[3] L1[2] L1[1] L1[0]
R0[7] R0[6] R0[5] R0[4] R0[3] R0[2] R0[1] R0[0] L0[7] L0[6] L0[5] L0[4] L0[3] L0[2] L0[1] L0[0] R1[7]
Daisy Chaining
Since HGVC1 adopts multi channel system, multiple devices can be connected with daisy chain
connection. When using the LSI in multi channel system, connection of the first SDATAO pin to the
second SDATAI pin, and the second SDATAO pin to the third SDATAI pin allows control of multiple
HGVC1s without requiring complex addressing. Volume data is inputted into the S/P(Serial/Parallel)
register of the individual HGVC1 by holding CSN “low” for 16 clocks
*
N (N represents the number of
HGVCs in the chain).
(As the volume data inputted to the SDATAI of HGVC1(1) is shifted in the internal S/P register by 1 bit
per SCLK clock, 16
*
N clocks are required to input volume data into S/P registers of all HGVC1(1) to
HGVC1(N). Note that the first 16-bit data is inputted to the S/P register of the HGVC1(N).)
Finally, by setting CSN “High” after 16 clocks * N period, all data in the S/P registers are written into
the Control registers simultaneously to activate new volume data of all HGVC1s in the daisy chain.
Audio
Source
LIN1
LIN2
Rin1
RIN2
Audio
Source
LIN1
LIN2
RIN1
RIN2
Audio
Source
LIN1
LIN2
RIN1
RIN2
LOUT
ROUT
HGVC1
(N)
LOUT
LOUT
ROUT
HGVC1
(1)
•••
•••
ROUT
HGVC1
(2)
SDATAO
CSN
SDATAI
SCLK
SDATAO
CSN
SDATAI
SCLK
SDATAO
CSN
SDATAI
SCLK
Controller
CSN
SCLK
SDATAI
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
R
N
[7:0]
L
N
[7:0]
R
N-1
[7:0]
•••
•••
16(N-1)+1
R
1
[7:0]
L
1
[7:0]
16N
7