欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S500E-4FTG256CS1 参数 Datasheet PDF下载

XC3S500E-4FTG256CS1图片预览
型号: XC3S500E-4FTG256CS1
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 572MHz, 10476-Cell, CMOS, PBGA256,]
分类和应用: 时钟可编程逻辑
文件页数/大小: 227 页 / 6528 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第66页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第67页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第68页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第69页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第71页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第72页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第73页浏览型号XC3S500E-4FTG256CS1的Datasheet PDF文件第74页  
Spartan-3E FPGA Family: Functional Description  
Table 49: Pull-up or Pull-down Values for HSWAP, M[2:0], and VS[2:0]  
Required Resistor Value to Define Logic Level on  
HSWAP, M[2:0], or VS[2:0]  
I/O Pull-up Resistors  
during Configuration  
HSWAP Value  
High  
Low  
0
Enabled  
Pulled High via an internal pull-up  
resistor to the associated VCCO  
supply. No external pull-up resistor is  
necessary.  
Pulled Low using an appropriately sized  
pull-down resistor to GND.  
For a 2.5V or 3.3V interface: R 560Ω . For a  
1.8V interface: R 1.1kΩ .  
1
Disabled  
Pulled High using a 3.3 to 4.7kΩ  
resistor to the associated VCCO  
supply.  
Pulled Low using a 3.3 to 4.7kΩ resistor to  
GND.  
The logic level on HSWAP dictates how to define the logic  
levels on M[2:0] and VS[2:0], as shown in Table 49. If the  
application requires HSWAP to be High, the HSWAP pin is  
pulled High using an external 3.3kΩ to 4.7kΩ resistor to  
VCCO_0. If the application requires HSWAP to be Low  
during configuration, then HSWAP is either connected to  
GND or pulled Low using an appropriately sized external  
pull-down resistor to GND. When HSWAP is Low, its pin has  
an internal pull-up resistor to VCCO_0. The external  
pull-down resistor must be strong enough to define a logic  
Low on HSWAP for the I/O standard used during  
configuration. For 2.5V or 3.3V I/O, the pull-down resistor is  
560Ω or lower. For 1.8V I/O, the pull-down resistor is 1.1kΩ  
or lower.  
Once HSWAP is defined, use Table 49 to define the logic  
values for M[2:0] and VS[2:0].  
Use the weakest external pull-up or pull-down resistor value  
allowed by the application. The resistor must be strong  
enough to define a logic Low or High during configuration.  
However, when driving the HSWAP, M[2:0], or VS[2:0] pins  
after configuration, the output driver must be strong enough  
to overcome the pull-up or pull-down resistor value and  
generate the appropriate logic levels. For example, to  
overcome a 560Ω pull-down resistor, a 3.3V FPGA I/O pin  
must use a 6 mA or stronger driver.  
DS312 (v4.2) December 14, 2018  
www.xilinx.com  
Product Specification  
70  
 复制成功!