欢迎访问ic37.com |
会员登录 免费注册
发布采购

W1D64M72R8B-5AL-QA2 参数 Datasheet PDF下载

W1D64M72R8B-5AL-QA2图片预览
型号: W1D64M72R8B-5AL-QA2
PDF下载: 下载PDF文件 查看货源
内容描述: [64MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240]
分类和应用: 动态存储器双倍数据速率内存集成电路
文件页数/大小: 11 页 / 255 K
品牌: XILINX [ XILINX, INC ]
 浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第3页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第4页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第5页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第6页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第8页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第9页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第10页浏览型号W1D64M72R8B-5AL-QA2的Datasheet PDF文件第11页  
DDR2-400, 533
Single Rank, x8 Registered SDRAM DIMMs
Electrical Characteristics and AC Timings:
V
DD
= +1.8V ± 0.1V, V
DD
Q = +1.8V ± 0.1V, V
REF
= V
SS
, f =100MHz, 0°C<T
OPR
<+55°C, V
OUT
(DC) = V
DD
Q/2
Symbol
-5
-3.75
Units
Parameter
DDR2-400
DDR2-533
MIN
MAX
MIN
MAX
tAC
-600
+600
-500
+500 ps
DQ output access time from
CK/
CK
DQS output access time from
CK/
CK
CK high-level width
CK low-level width
CK half period
Clock cycle time
DQ and DM input hold time
DQ and DM input setup time
Control & Address input pulse width for
each input
DQ and DM input pulse width for each
input
Data-out high-impedance time from
CK/
CK
Data-out low-impedance time from
CK/
CK
DQS-DQ skew for DQS and associated DQ
signals
Data hold skew factor
Data output hold time from DQS
Write command to 1
st
DQS latching
transition
DQS input low/high pulse width
DQS falling edge to CK setup time
DQS falling edge hold time from CK
Mode register set command cycle time
Write preamble setup time
Write preamble
Write postamble
Read preamble
Read postamble
Active to Precharge command
Active to Active command period
Refresh to Refresh command interval
Active to Read/Write delay
Precharge command period
tDQSCK
tCH
tCL
tHP
tCK
tDH
tDS
tIPW
tDIPW
tHZ
tLZ
tDQSQ
tQHS
tQH
tDQSS
tDQSL/H
tDSS
tDSH
tMRD
tWPRES
tWPRE
tWPST
tRPRE
tRPST
tRAS
tRC
tRFC
tRCD
tRP
CL=3
CL=4 & 5
-500
0.45
0.45
MIN
(tCH,
tCL)
5,000
5,000
400
400
0.6
0.35
-
tACmin
+500
0.55
0.55
-
8,000
8,000
-
-
-
-
tACmax
tACmax
-450
0.45
0.45
MIN
(tCH,
tCL)
5,000
3,750
350
350
0.6
0.35
-
tACmin
+450
0.55
0.55
-
8,000
8,000
-
-
-
-
tACmax
tACmax
ps
tCK
tCK
ps
ps
ps
ps
ps
tCK
tCK
ps
ps
ps
ps
ps
tCK
tCK
tCK
tCK
tCK
ps
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
-
-
tHP-
tQHS
WL-0.25
0.35
0.2
0.2
2
0
0.25
0.40
0.9
0.4
45
60
105
15
15
350
450
-
WL+
0.25
-
-
-
-
-
-
0.60
1.1
0.6
70,000
-
-
-
-
-
-
tHP-
tQHS
WL-0.25
0.35
0.2
0.2
2
0
0.25
0.40
0.9
0.4
45
60
105
15
15
300
400
-
WL+
0.25
-
-
-
-
-
-
0.60
1.1
0.6
70,000
-
-
-
-
DDR2_RDIMM_1 rank_x8_spec
Rev. 1.0 - December, 04
Wintec Industries, Inc., reserves the right to change datasheets and/or products without any notice.
2004 Wintec Industries, Inc.
7