欢迎访问ic37.com |
会员登录 免费注册
发布采购

W1D128M72R8B-5AP-QB 参数 Datasheet PDF下载

W1D128M72R8B-5AP-QB图片预览
型号: W1D128M72R8B-5AP-QB
PDF下载: 下载PDF文件 查看货源
内容描述: [128MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240]
分类和应用: 动态存储器双倍数据速率内存集成电路
文件页数/大小: 11 页 / 255 K
品牌: XILINX [ XILINX, INC ]
 浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第2页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第3页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第4页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第5页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第6页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第7页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第8页浏览型号W1D128M72R8B-5AP-QB的Datasheet PDF文件第9页  
DDR2-400, 533
Single Rank, x8 Registered SDRAM DIMMs
256MB
512MB
1GB
2GB
-
-
-
-
W1D32M72R8
W1D64M72R8
W1D128M72R8
W1D256M72R8 (Preliminary*)
Figure 1: Available layouts
Layout A:
1.181"
Features:
240-pin Registered ECC DDR2 SDRAM Dual-In-
Line Memory Module for DDR2-400 and DDR2-533
JEDEC standard VDD=1.8V (+/- 0.1V) power
supply
One rank 256MB, 512MB, 1GB, and 2GB
Modules are built with 18 x8 DDR2 SDRAM
devices in a 60-ball FBGA package
ECC error detection and correction
Programmable CAS Latency of 3 and 4; Burst
Length of 4 and 8
Auto Refresh and Self Refresh Mode
OCD (Off-Chip Driver Impedance Adjustment) and
ODT (On-Die Termination)
SPD (Serial Presence Detect) with EEPROM
All input/output are SSTL_18 compatible
All contacts are gold plated
One clock delay for register
Layout B:
1.0"
Front view of double-sided DIMM (see detail physical dimensions
at the back)
Speed Grades:
-5
-3.75
Units
Module Speed Grade
PC2-3200 PC2-4200
Speed @ CL3
400
-
MHz
Speed @ CL4
400
533
MHz
Speed @ CL5
-
533
MHz
Note: See Product ordering for full naming guide
Speed Grade
Description:
The following specification covers the W1D32M72R8, W1D64M72R8, W1D128M72R8, and W1D256M72R8
family of Single-Rank Registered ECC DDR2 modules using x8 FBGA SDRAMs. Please reference Figure 1 for
available layout configurations and the product ordering guide on the final page of this specification for available
options including speed grade and silicon manufacturer.
Address Summary Table:
Module Configuration
Refresh
Device Configuration
Row Addressing
Column Addressing
Module Rank
256MB
32M x 72
8k
32M x 8
(9 components)
A0-A13
A0-A9
1
512MB
64M x 72
8K
64M x 8
(9 components)
A0-A13
A0-A9
1
1GB
128M x 72
8K
128M x 8
(9 components)
A0-A14
A0-A9
1
2GB
256M x 72
8K
256M x 8
(9 components)
A0-A14
A0-A9
1
*Specifications are for reference purposes only and are subject to change by Wintec without notice.
DDR2_RDIMM_1 rank_x8_spec
Rev. 1.0 - December, 04
Wintec Industries, Inc., reserves the right to change datasheets and/or products without any notice.
2004 Wintec Industries, Inc.
1