R
Spartan-IIE FPGA Family: Pinout Tables
Device-Specific Pinouts
FG676 Pinouts (XC2S400E, XC2S600E) (Continued)
Pad Name
LVDS Async.
VREF
Function
I/O, L138P_YY
I/O, L137N_YY
I/O, L137P_YY
I/O
Bank
5
Pin
Output Option
Option
XC2S400E
I/O, L138P_YY
I/O, L137N_YY
I/O, L137P_YY
-
XC2S600E
I/O, L138P_YY
I/O, L137N_YY
I/O, L137P_YY
I/O
Y10
All
-
-
5
AB10
AC10
AD10
AE10
AF10
AD11
W11
Y11
All
5
All
-
5
-
-
I/O, L136N
I/O, L136P
I/O
5
XC2S600E
-
I/O, L136N
I/O, L136P
-
I/O, L136N_Y
I/O, L136P_Y
I/O
5
XC2S600E
-
5
-
-
I/O, L135N_YY
I/O, L135P_YY
I/O, L134N_YY
I/O, L134P_YY
I/O
5
All
All
All
All
-
-
I/O, L135N_YY
I/O, L135P_YY
I/O, L134N_YY
I/O, L134P_YY
-
I/O, L135N_YY
I/O, L135P_YY
I/O, L134N_YY
I/O, L134P_YY
I/O
5
-
5
AA11
AB11
V12
-
5
-
5
-
I/O, L133N
I/O, L133P
I/O
5
AE11
AF11
W12
Y12
-
-
I/O, L133N
I/O, L133P
-
I/O, L133N
I/O, L133P
I/O
5
-
-
5
-
-
I/O, L132N_YY
I/O, L132P_YY
5
All
All
All
-
I/O, L132N_YY
I/O, L132P_YY
I/O, L132N_YY
I/O, L132P_YY
5
AA12
AB12
-
I/O, VREF Bank 5,
L131N_YY
5
All
I/O, VREF Bank 5,
L131N_YY
I/O, VREF Bank 5,
L131N_YY
I/O, L131P_YY
I/O
5
5
5
5
5
5
5
5
AC12
V13
All
-
-
I/O, L131P_YY
-
I/O, L131P_YY
I/O
-
I/O, L130N_YY
I/O, L130P_YY
I/O
AE12
AF12
W13
Y13
All
All
-
I/O, L130N_YY
I/O, L130P_YY
-
I/O, L130N_YY
I/O, L130P_YY
I/O
-
-
-
I/O, L129N
I/O, L129P
XC2S600E
XC2S600E
XC2S600E
-
I/O, L129N
I/O, L129P
I/O, L129N_Y
I/O, L129P_Y
AA13
AB13
-
I/O, VREF Bank 5,
L128N
All
I/O, VREF Bank 5,
L128N
I/O, VREF Bank 5,
L128N_Y
I/O, L128P
I/O
5
5
5
5
5
5
AC13
AD13
V14
XC2S600E
-
-
-
-
-
-
I/O, L128P
I/O, L128P_Y
I/O
-
-
-
-
-
-
I/O, L127N
I/O, L127P
I/O (DLL), L126N
GCK1, I
I/O
-
I/O, L127N
I/O, L127P
I/O (DLL), L126N
GCK1, I
W14
AE13
AF13
I/O (DLL), L126N
GCK1, I
DS077-4 (2.3) June 18, 2008
www.xilinx.com
95
Product Specification
XILINX [ XILINX, INC ]
