欢迎访问ic37.com |
会员登录 免费注册
发布采购

59629857501QTC 参数 Datasheet PDF下载

59629857501QTC图片预览
型号: 59629857501QTC
PDF下载: 下载PDF文件 查看货源
内容描述: QML高可靠性的FPGA [QML High-Reliability FPGAs]
分类和应用:
文件页数/大小: 22 页 / 169 K
品牌: XILINX [ XILINX, INC ]
 浏览型号59629857501QTC的Datasheet PDF文件第1页浏览型号59629857501QTC的Datasheet PDF文件第2页浏览型号59629857501QTC的Datasheet PDF文件第3页浏览型号59629857501QTC的Datasheet PDF文件第4页浏览型号59629857501QTC的Datasheet PDF文件第6页浏览型号59629857501QTC的Datasheet PDF文件第7页浏览型号59629857501QTC的Datasheet PDF文件第8页浏览型号59629857501QTC的Datasheet PDF文件第9页  
R
QPRO XQ4000XL Series QML High-Reliability FPGAs  
XQ4000XL AC Switching Characteristic  
Testing of the switching parameters is modeled after testing  
methods specified by MIL-M-38510/605. All devices are  
100% functionally tested. Internal timing parameters are  
derived from measuring internal test patterns. Listed below  
are representative values where one global clock input  
drives one vertical clock line in each accessible column, and  
where all accessible IOB and CLB flip-flops are clocked by  
the global clock net.  
driven from the same global clock, the delay is longer. For  
more specific, more precise, and worst-case guaranteed  
data, reflecting the actual routing structure, use the values  
provided by the static timing analyzer (TRCE in the Xilinx  
Development System) and back-annotated to the simulation  
netlist. These path delays, provided as a guideline, have  
been extracted from the static timing analyzer report. All  
timing parameters assume worst-case operating conditions  
(supply voltage and junction temperature)  
When fewer vertical clock lines are connected, the clock dis-  
tribution is faster; when multiple clock lines per column are  
Global Buffer Switching Characteristics  
-3  
Max  
3.6  
4.8  
6.3  
-
-1  
All  
Min  
Symbol  
Description  
Device  
Max  
Units  
ns  
T
Delay from pad through Global Low Skew buffer, to any  
clock K  
XQ4013XL  
XQ4036XL  
XQ4062XL  
XQ4085XL  
0.6  
1.1  
1.4  
1.6  
-
-
GLS  
ns  
-
ns  
5.7  
ns  
Global Early BUFGEs 1, 2, 5, and 6 to IOB Clock Characteristics  
-3  
Max  
2.4  
3.1  
4.9  
-
-1  
All  
Min  
Symbol  
Description  
Device  
Max  
Units  
ns  
T
Delay from pad through Global Early buffer, to any IOB  
clock. Values are for BUFGEs 1, 2, 5 and 6.  
XQ4013XL  
XQ4036XL  
XQ4062XL  
XQ4085XL  
0.4  
0.3  
0.3  
0.4  
-
-
GE  
ns  
-
ns  
4.7  
ns  
Global Early BUFGEs 3, 4, 7, and 8 to IOB Clock Characteristics  
-3  
Max  
2.4  
4.7  
5.9  
-
-1  
All  
Min  
Symbol  
Description  
Device  
Max  
Units  
ns  
T
Delay from pad through Global Early buffer, to any IOB  
clock. Values are for BUFGEs 3, 4, 7 and 8.  
XQ4013XL  
XQ4036XL  
XQ4062XL  
XQ4085XL  
0.7  
0.9  
1.2  
1.3  
-
-
GE  
ns  
-
ns  
5.5  
ns  
DS029 (v1.3) June 25, 2000  
www.xilinx.com  
5
Product Specification  
1-800-255-7778  
 复制成功!