R
Spartan-II/Spartan-IIE Family OTP Configuration PROMs (XC17S00A)
Pinout Diagrams
Controlling PROMs
Connecting the Spartan device with the PROM:
•
The DATA output of the PROM drives the D
IN
input of
the lead Spartan device.
The Master Spartan device CCLK output drives the
CLK input of the PROM.
The RESET/OE input of the PROM is connected to the
INIT pin of the Spartan device and a pull-up resistor.
This connection assures that the PROM address
counter is reset before the start of any
(re)configuration, even when a reconfiguration is
initiated by a V
CC
glitch.
The CE input of the PROM is connected to the DONE
pin of the Spartan device and a pull-up resistor. CE can
also be permanently tied Low, but this keeps the DATA
output active and causes an unnecessary supply
current of 10 mA maximum.
DATA (D0)
CLK
OE/RESET
CE
1
2
3
4
8
VCC
PD8/
7
VO8
Top View
6
5
•
VCC
NC
GND
•
DS078_04_111502
•
DATA(D0)
NC
CLK
NC
NC
NC
NC
OE/RESET
NC
CE
1
2
3
4
5
6
7
8
9
10
20
19
18
17
SO20
16
Top View
15
14
13
12
11
VCC
NC
VCC
NC
NC
NC
NC
NC
NC
GND
DS078_05_111502
FPGA Master Serial Mode Summary
The I/O and logic functions of the Configurable Logic Block
(CLB) and their associated interconnections are established
by a configuration program. The program is loaded either
automatically upon power up, or on command, depending
on the state of the Spartan device mode pins. In Master
Serial mode, the Spartan device automatically loads the
configuration program from an external memory. The
XC17S00A PROM has been designed for compatibility with
the Master Serial mode.
Upon power-up or reconfiguration, the Spartan device
enters the Master Serial mode when the mode pins are set
to Master Serial mode. Data is read from the PROM
sequentially on a single data line. Synchronization is pro-
vided by the rising edge of the temporary signal CCLK,
which is generated during configuration.
Master Serial mode provides a simple configuration inter-
face (Figure
1).
Only a serial data line, two control lines, and
a clock line are required to configure the Spartan device.
Data from the PROM is read sequentially, accessed via the
internal address and bit counters which are incremented on
every valid rising edge of CCLK.
If the user-programmable, dual-function D
IN
pin on the
Spartan device is used only for configuration, it must still be
held at a defined level during normal operation. The
Spartan-II/Spartan-IIE family takes care of this
automatically with an on-chip pull-up/down resistor or
keeper circuit.
NC
CLK
NC
GND
DATA(D0)
NC
VCC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
44
43
42
41
40
39
38
37
36
35
34
VCC
NC
NC
VQ44
Top View
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
OE/RESET
NC
CE
NC
NC
GND
NC
NC
NC
NC
DS078 (v1.8) November 18, 2002
Advance Product Specification
12
13
14
15
16
17
18
19
20
21
22
DS073_06_101002
1-800-255-7778
3
XILINX [ XILINX, INC ]
