欢迎访问ic37.com |
会员登录 免费注册
发布采购

X20C04EI-25 参数 Datasheet PDF下载

X20C04EI-25图片预览
型号: X20C04EI-25
PDF下载: 下载PDF文件 查看货源
内容描述: 非易失性静态RAM [Nonvolatile Static RAM]
分类和应用:
文件页数/大小: 15 页 / 69 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X20C04EI-25的Datasheet PDF文件第1页浏览型号X20C04EI-25的Datasheet PDF文件第2页浏览型号X20C04EI-25的Datasheet PDF文件第4页浏览型号X20C04EI-25的Datasheet PDF文件第5页浏览型号X20C04EI-25的Datasheet PDF文件第6页浏览型号X20C04EI-25的Datasheet PDF文件第7页浏览型号X20C04EI-25的Datasheet PDF文件第8页浏览型号X20C04EI-25的Datasheet PDF文件第9页  
X20C04
DEVICE OPERATION
The
CE, OE, WE
and
NE
inputs control the X20C04
operation. The X20C04 byte-wide NOVRAM uses a
2-line control architecture to eliminate bus contention in
a system environment. The I/O bus will be in a high
impedance state when either
OE
or
CE
is HIGH, or
when
NE
is LOW.
RAM Operations
RAM read and write operations are performed as they
would be with any static RAM. A read operation requires
CE
and
OE
to be LOW with
WE
and
NE
HIGH. A write
operation requires
CE
and
WE
to be LOW with
NE
HIGH. There is no limit to the number of read or write
operations performed to the RAM portion of the X20C04.
Nonvolatile Operations
With
NE
LOW, recall operation is performed in the same
manner as RAM read operation. A recall operation
causes the entire contents of the E
2
PROM to be written
into the RAM array. The time required for the operation
to complete is 5µs or less. A store operation causes the
entire contents of the RAM array to be stored in the
nonvolatile E
2
PROM. The time for the operation to
complete is 5ms or less.
Power-Up Recall
Upon power-up (V
CC
), the X20C04 performs an auto-
matic array recall. When V
CC
minimum is reached, the
recall is initiated, regardless of the state of
CE, OE, WE
and
NE.
Write Protection
The X20C04 has five write protect features that are
employed to protect the contents of both the nonvolatile
memory and the RAM.
• V
CC
Sense—All functions are inhibited when V
CC
is
3.5V.
• A RAM write is required before a Store Cycle is
initiated.
• Write Inhibit—Holding either
OE
LOW,
WE
HIGH,
CE
HIGH, or
NE
HIGH during power-up and power-
down will prevent an inadvertent store operation.
• Noise Protection—A combined
WE, NE, OE
and
CE
pulse of less than 20ns will not initiate a Store
Cycle.
• Noise Protection—A combined
WE, NE, OE
and
CE
pulse of less than 20ns will not initiate a recall
cycle.
SYMBOL TABLE
WAVEFORM
INPUTS
Must be
steady
May change
from LOW
to HIGH
May change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
N/A
OUTPUTS
Will be
steady
Will change
from LOW
to HIGH
Will change
from HIGH
to LOW
Changing:
State Not
Known
Center Line
is High
Impedance
3