欢迎访问ic37.com |
会员登录 免费注册
发布采购

X1243S8IT1 参数 Datasheet PDF下载

X1243S8IT1图片预览
型号: X1243S8IT1
PDF下载: 下载PDF文件 查看货源
内容描述: [Real Time Clock, 0 Timer(s), CMOS, PDSO8, PLASTIC, SOIC-8]
分类和应用: 时钟光电二极管外围集成电路
文件页数/大小: 18 页 / 285 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X1243S8IT1的Datasheet PDF文件第10页浏览型号X1243S8IT1的Datasheet PDF文件第11页浏览型号X1243S8IT1的Datasheet PDF文件第12页浏览型号X1243S8IT1的Datasheet PDF文件第13页浏览型号X1243S8IT1的Datasheet PDF文件第15页浏览型号X1243S8IT1的Datasheet PDF文件第16页浏览型号X1243S8IT1的Datasheet PDF文件第17页浏览型号X1243S8IT1的Datasheet PDF文件第18页  
X1243 – Preliminary Information  
CAPACITANCE (T = 25°C, f = 1.0 MHz, V = 5V)  
A
CC  
Symbol  
Parameter  
Max.  
Unit  
pF  
Test Conditions  
= 0V  
(1)  
C
Output Capacitance (SDA, IRQ)  
Input Capacitance (SCL)  
8
6
V
OUT  
OUT  
(1)  
C
pF  
V
= 0V  
IN  
IN  
Note: (1) This parameter is periodically sampled and not 100% tested.  
AC CHARACTERISTICS  
AC Test Conditions  
EQUIVALENT AC OUTPUT LOAD CIRCUIT FOR  
= 5V  
V
CC  
Standard Output Load for testing the device with  
Input pulse levels  
V
x 0.1 to V x 0.9  
CC  
CC  
V
= 5.0V  
CC  
Input rise and fall times  
Input and output timing levels  
Output load  
10ns  
V
x 0.5  
5.0V  
CC  
Standard output load  
For V = 0.4V  
OL  
1533Ω  
and I = 3 mA  
OL  
SDA.  
IRQ  
100pF  
AC SPECIFICATIONS (T = -40°C to +85°C, V  
= +2.7V to +5.5V, unless otherwise specified.)  
A
CC  
400kHz Option  
Symbol  
Parameter  
Min.  
Max.  
Unit  
kHz  
ns  
f
SCL Clock Frequency  
0
400  
SCL  
(1)  
t
t
Pulse width Suppression Time at inputs  
SCL LOW to SDA Data Out Valid  
Time the bus must be free before a new transmission can start  
Clock LOW Time  
50  
IN  
t
0.1  
0.9  
µs  
AA  
1.3  
µs  
BUF  
t
1.3  
µs  
LOW  
t
Clock HIGH Time  
0.6  
µs  
HIGH  
t
Start Condition Setup Time  
Start Condition Hold Time  
Data In Setup Time  
0.6  
µs  
SU:STA  
HD:STA  
SU:DAT  
HD:DAT  
SU:STO  
t
t
0.6  
µs  
100  
ns  
t
t
Data In Hold Time  
0
0.6  
µs  
Stop Condition Setup Time  
Data Output Hold Time  
µs  
t
50  
ns  
DH  
(1)  
t
SDA and SCL Rise Time  
20 + .1Cb(2)  
20 + .1Cb(2)  
300  
300  
400  
ns  
R
(1)  
t
SDA and SCL Fall Time  
ns  
F
Cb  
Capacitive load for each bus line  
pF  
Notes: (1) This parameter is periodically sampled and not 100% tested.  
(2) Cb = total capacitance of one bus line in pF.  
Characteristics subject to change without notice. 14 of 18  
REV 1.1.4 5/31/01  
www.xicor.com  
 复制成功!