欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8959 参数 Datasheet PDF下载

WM8959图片预览
型号: WM8959
PDF下载: 下载PDF文件 查看货源
内容描述: 移动多媒体DAC,具有双模式AB / D类扬声器驱动器 [Mobile Multimedia DAC with Dual-Mode Class AB/D Speaker Driver]
分类和应用: 驱动器
文件页数/大小: 155 页 / 2044 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8959的Datasheet PDF文件第37页浏览型号WM8959的Datasheet PDF文件第38页浏览型号WM8959的Datasheet PDF文件第39页浏览型号WM8959的Datasheet PDF文件第40页浏览型号WM8959的Datasheet PDF文件第42页浏览型号WM8959的Datasheet PDF文件第43页浏览型号WM8959的Datasheet PDF文件第44页浏览型号WM8959的Datasheet PDF文件第45页  
Pre-Production  
WM8959  
INPUT PGA VOLUME CONTROL  
Each of the four Input PGAs has an independently controlled gain range of -16.5dB to +30dB in  
1.5dB steps. The gains on the inverting and non-inverting inputs to the PGAs are always equal. Each  
Input PGA can be independently muted using the PGA mute bits as described in Table 5, with  
specified mute attenuation achieved by simultaneously disconnecting the corresponding inputs  
described in Table 4.  
To prevent "zipper noise", a zero-cross function is provided, so that when enabled, volume updates  
will not take place until a zero-crossing is detected. In the event of a long period without zero-  
crossings, a timeout function is available. When this function is enabled (using the TOCLK_ENA  
register bit), the volume will update after the timeout period if no earlier zero-cross has occurred. The  
timeout period is set by TOCLK_RATE. See “Clocking and Sample Rates” for more information on  
these fields.  
The IPVU bit controls the loading of the input PGA volume data. When IPVU is set to 0, the PGA  
volume data will be loaded into the respective control register, but will not actually change the gain  
setting. The LIN12, RIN12, LIN34, RIN34 volume settings are all updated when a 1 is written to  
IPVU. This makes it possible to update the gain of all input paths simultaneously.  
The Input PGA Volume Control register fields are described in Table 5 and Table 6.  
REGISTER  
ADDRESS  
BIT  
LABEL  
IPVU[0]  
DEFAULT  
DESCRIPTION  
R24 (18h)  
R25 (19h)  
R26 (1Ah)  
8
N/A  
Input PGA Volume Update  
Writing a 1 to this bit will cause all input  
PGA volumes to be updated  
simultaneously (LIN12, LIN34, RIN12 and  
RIN34)  
7
6
LI12MUTE  
LI12ZC  
1b  
0b  
LIN12 PGA Mute  
0 = Disable Mute  
1 = Enable Mute  
LIN12 PGA Zero Cross Detector  
0 = Change gain immediately  
1 = Change gain on zero cross only  
LIN12 Volume  
4:0  
8
LIN12VOL  
[4:0]  
01011b  
(0dB)  
N/A  
(See Table 6 for volume range)  
Input PGA Volume Update  
IPVU[1]  
Writing a 1 to this bit will cause all input  
PGA volumes to be updated  
simultaneously (LIN12, LIN34, RIN12 and  
RIN34)  
7
6
LI34MUTE  
LI34ZC  
1b  
0b  
LIN34 PGA Mute  
0 = Disable Mute  
1 = Enable Mute  
LIN34 PGA Zero Cross Detector  
0 = Change gain immediately  
1 = Change gain on zero cross only  
LIN34 Volume  
4:0  
8
LIN34VOL  
[4:0]  
01011b  
(0dB)  
N/A  
(See Table 6 for volume range)  
Input PGA Volume Update  
IPVU[2]  
Writing a 1 to this bit will cause all input  
PGA volumes to be updated  
simultaneously (LIN12, LIN34, RIN12 and  
RIN34)  
7
6
RI12MUTE  
RI12ZC  
1b  
0b  
RIN12 PGA Mute  
0 = Disable Mute  
1 = Enable Mute  
RIN12 PGA Zero Cross Detector  
0 = Change gain immediately  
1 = Change gain on zero cross only  
PP, May 2008, Rev 3.1  
41  
w
 复制成功!