欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8912GEFL/RV 参数 Datasheet PDF下载

WM8912GEFL/RV图片预览
型号: WM8912GEFL/RV
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗DAC与耳机驱动器的便携式音频应用 [Ultra Low Power DAC with Headphone Driver for Portable Audio Applications]
分类和应用: 驱动器便携式
文件页数/大小: 128 页 / 1259 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8912GEFL/RV的Datasheet PDF文件第1页浏览型号WM8912GEFL/RV的Datasheet PDF文件第2页浏览型号WM8912GEFL/RV的Datasheet PDF文件第3页浏览型号WM8912GEFL/RV的Datasheet PDF文件第5页浏览型号WM8912GEFL/RV的Datasheet PDF文件第6页浏览型号WM8912GEFL/RV的Datasheet PDF文件第7页浏览型号WM8912GEFL/RV的Datasheet PDF文件第8页浏览型号WM8912GEFL/RV的Datasheet PDF文件第9页  
WM8912  
Production Data  
DIGITAL-TO-ANALOGUE CONVERTER (DAC) ......................................................... 32  
DAC DIGITAL VOLUME CONTROL ..........................................................................................................................32  
DAC SOFT MUTE AND SOFT UN-MUTE..................................................................................................................34  
DAC MONO MIX........................................................................................................................................................35  
DAC DE-EMPHASIS..................................................................................................................................................35  
DAC SLOPING STOPBAND FILTER.........................................................................................................................36  
DAC OVERSAMPLING RATIO (OSR).......................................................................................................................36  
OUTPUT SIGNAL PATH............................................................................................. 37  
OUTPUT SIGNAL PATHS ENABLE ..........................................................................................................................38  
HEADPHONE / LINE OUTPUT SIGNAL PATHS ENABLE........................................................................................38  
OUTPUT VOLUME CONTROL..................................................................................................................................41  
ANALOGUE OUTPUTS............................................................................................... 44  
HEADPHONE OUTPUTS – HPOUTL AND HPOUTR................................................................................................44  
LINE OUTPUTS – LINEOUTL AND LINEOUTR ........................................................................................................44  
EXTERNAL COMPONENTS FOR GROUND REFERENCED OUTPUTS..................................................................45  
REFERENCE VOLTAGES AND MASTER BIAS ......................................................... 46  
CHARGE PUMP.......................................................................................................... 46  
DC SERVO.................................................................................................................. 48  
DC SERVO ENABLE AND START-UP......................................................................................................................48  
DC SERVO ACTIVE MODES ....................................................................................................................................51  
DC SERVO READBACK............................................................................................................................................53  
DIGITAL AUDIO INTERFACE..................................................................................... 53  
MASTER AND SLAVE MODE OPERATION..............................................................................................................53  
OPERATION WITH TDM...........................................................................................................................................54  
BCLK FREQUENCY..................................................................................................................................................55  
AUDIO DATA FORMATS (NORMAL MODE).............................................................................................................55  
AUDIO DATA FORMATS (TDM MODE) ....................................................................................................................57  
DIGITAL AUDIO INTERFACE CONTROL................................................................... 59  
AUDIO INTERFACE OUTPUT TRI-STATE ...............................................................................................................59  
BCLK AND LRCLK CONTROL ..................................................................................................................................60  
COMPANDING ..........................................................................................................................................................61  
DIGITAL PULL-UP AND PULL-DOWN ......................................................................................................................63  
CLOCKING AND SAMPLE RATES ............................................................................. 64  
SYSCLK CONTROL ..................................................................................................................................................65  
CONTROL INTERFACE CLOCKING.........................................................................................................................66  
CLOCKING CONFIGURATION .................................................................................................................................66  
DAC CLOCK CONTROL............................................................................................................................................67  
OPCLK CONTROL ....................................................................................................................................................67  
TOCLK CONTROL ....................................................................................................................................................68  
DAC OPERATION AT 88.2K / 96K ............................................................................................................................69  
FREQUENCY LOCKED LOOP (FLL) .......................................................................... 70  
FREE-RUNNING FLL CLOCK ...................................................................................................................................73  
EXAMPLE FLL CALCULATION.................................................................................................................................74  
GPIO OUTPUTS FROM FLL .....................................................................................................................................75  
EXAMPLE FLL SETTINGS........................................................................................................................................75  
GENERAL PURPOSE INPUT/OUTPUT (GPIO).......................................................... 76  
IRQ/GPIO1 ................................................................................................................................................................76  
BCLK/GPIO4 .............................................................................................................................................................77  
INTERRUPTS ............................................................................................................. 78  
CONTROL INTERFACE.............................................................................................. 80  
CONTROL WRITE SEQUENCER............................................................................... 83  
INITIATING A SEQUENCE........................................................................................................................................83  
PROGRAMMING A SEQUENCE...............................................................................................................................84  
DEFAULT SEQUENCES ...........................................................................................................................................86  
PD, Rev 4.0, September 2010  
w
4