欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8912GEFL/RV 参数 Datasheet PDF下载

WM8912GEFL/RV图片预览
型号: WM8912GEFL/RV
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗DAC与耳机驱动器的便携式音频应用 [Ultra Low Power DAC with Headphone Driver for Portable Audio Applications]
分类和应用: 驱动器便携式
文件页数/大小: 128 页 / 1259 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8912GEFL/RV的Datasheet PDF文件第22页浏览型号WM8912GEFL/RV的Datasheet PDF文件第23页浏览型号WM8912GEFL/RV的Datasheet PDF文件第24页浏览型号WM8912GEFL/RV的Datasheet PDF文件第25页浏览型号WM8912GEFL/RV的Datasheet PDF文件第27页浏览型号WM8912GEFL/RV的Datasheet PDF文件第28页浏览型号WM8912GEFL/RV的Datasheet PDF文件第29页浏览型号WM8912GEFL/RV的Datasheet PDF文件第30页  
WM8912  
Production Data  
QUICK RELEASE CONTROL  
The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the  
intended source signal. For example, in handheld microphone recording, transient signal peaks  
sometimes occur due to user handling, key presses or accidental tapping against the microphone.  
The Quick Release feature ensures that these transients do not cause the intended signal to be  
masked by the longer time constants of DRC_DCY.  
The Quick-Release feature is enabled by setting the DRC_QR bit. When this bit is enabled, the DRC  
measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a  
transient peak that may not be related to the intended source signal. If the crest factor exceeds the  
level set by DRC_QR_THR, then the normal decay rate (DRC_DCY) is ignored and a faster decay  
rate (DRC _QR_DCY) is used instead.  
The DRC Quick-Release control bits are described in Table 6.  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
Quick release enable  
R40 (28h)  
2
DRC_QR  
1
DRC Control 0  
0 = disabled  
1 = enabled  
R41 (29h)  
7:6  
5:4  
DRC_QR_THR  
[1:0]  
01  
00  
Quick release crest factor threshold  
00 = 12dB  
DRC Control 1  
01 = 18dB (default)  
10 = 24dB  
11 = 30dB  
DRC_QR_DCY  
[1:0]  
Quick release decay rate  
(seconds/6dB)  
00 = 0.725ms (default)  
01 = 1.45ms  
10 = 5.8ms  
11 = Reserved  
Table 6 DRC Quick-Release Control  
GAIN SMOOTHING  
The DRC includes a gain smoothing filter in order to prevent gain ripples. A programmable level of  
hysteresis is also used to control the DRC gain. This improves the handling of very low frequency  
input signals whose period is close to the DRC attack/decay time. DRC Gain Smoothing is enabled  
by default and it is recommended to use the default register settings.  
The extent of the gain smoothing filter may be adjusted or disabled using the control fields described  
in Table 7.  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
R40 (28h)  
12:11  
DRC_GS_HYST  
_LVL [1:0]  
00  
Gain smoothing hysteresis  
threshold  
DRC Control 0  
00 = Low  
01 = Medium (recommended)  
10 = High  
11 = Reserved  
3
0
DRC_GS_ENA  
DRC_GS_HYST  
1
1
Gain smoothing enable  
0 = disabled  
1 = enabled  
Gain smoothing hysteresis enable  
0 = disabled  
1 = enabled  
Table 7 DRC Gain Smoothing  
PD, Rev 4.0, September 2010  
26  
w
 复制成功!