欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8904CGEFL/V 参数 Datasheet PDF下载

WM8904CGEFL/V图片预览
型号: WM8904CGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗编解码器用于便携式音频应用 [Ultra Low Power CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器电信集成电路便携式PC
文件页数/大小: 188 页 / 1824 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8904CGEFL/V的Datasheet PDF文件第30页浏览型号WM8904CGEFL/V的Datasheet PDF文件第31页浏览型号WM8904CGEFL/V的Datasheet PDF文件第32页浏览型号WM8904CGEFL/V的Datasheet PDF文件第33页浏览型号WM8904CGEFL/V的Datasheet PDF文件第35页浏览型号WM8904CGEFL/V的Datasheet PDF文件第36页浏览型号WM8904CGEFL/V的Datasheet PDF文件第37页浏览型号WM8904CGEFL/V的Datasheet PDF文件第38页  
WM8904  
Pre-Production  
DEVICE DESCRIPTION  
INTRODUCTION  
The WM8904 is a high performance ultra-low power stereo CODEC optimised for portable audio  
applications. Flexible analogue interfaces and powerful digital signal processing (DSP) make it ideal  
for small portable devices.  
The WM8904 supports up to 6 analogue audio inputs. One pair of single-ended or differential  
microphone/line inputs is selected as the ADC input source. An integrated bias reference is provided  
to power standard electret microphones.  
A two-channel digital microphone interface is also supported, with direct input to the DSP core  
bypassing the ADCs.  
One pair of ground-reference Class-W headphone outputs is provided; these are powered from an  
integrated Charge Pump, enabling high quality, power efficient headphone playback without any  
requirement for DC blocking capacitors. A DC Servo circuit is available for DC offset correction,  
thereby suppressing pops and reducing power consumption. Two line outputs are provided; these are  
also capable of driving ear speakers and stereo headsets. Ground loop feedback is available on the  
headphone outputs and the line outputs, providing rejection of noise on the ground connections. All  
outputs use Wolfson SilentSwitch™ technology for pop and click suppression.  
The stereo ADCs and DACs are of hi-fi quality, using a 24-bit low-order oversampling architecture to  
deliver optimum performance. A flexible clocking arrangement supports mixed ADC and DAC sample  
rates, whilst an integrated ultra-low power FLL provides additional flexibility. A high pass filter is  
available in the ADC path for removing DC offsets and suppressing low frequency noise such as  
mechanical vibration and wind noise. A digital mixing path from the ADC to the DAC provides a  
sidetone of enhanced quality during voice calls. DAC soft mute and un-mute is available for pop-free  
music playback.  
The integrated Dynamic Range Controller (DRC) and ReTuneTM Mobile 5-band parametric equaliser  
(EQ) provide further processing capability of the digital audio paths. The DRC provides compression  
and signal level control to improve the handling of unpredictable signal levels. ‘Anti-clip’ and ‘quick  
release’ algorithms improve intelligibility in the presence of transients and impulsive noises. The EQ  
provides the capability to tailor the audio path according to the frequency characteristics of an  
earpiece or loudspeaker, and/or according to user preferences.  
The WM8904 has a highly flexible digital audio interface, supporting a number of protocols, including  
I2S, DSP, MSB-first left/right justified, and can operate in master or slave modes. PCM operation is  
supported in the DSP mode. A-law and -law companding are also supported. Time division  
multiplexing (TDM) is available to allow multiple devices to stream data simultaneously on the same  
bus, saving space and power.  
The system clock SYSCLK provides clocking for the ADCs, DACs, DSP core, digital audio interface  
and other circuits. SYSCLK can be derived directly from the MCLK pin or via an integrated FLL,  
providing flexibility to support a wide range of clocking schemes. Typical portable system MCLK  
frequencies, and sample rates from 8kHz to 48kHz are all supported. The clocking circuits are  
configured automatically from the sample rate (fs) and from the SYSCLK / fs ratio.  
The integrated FLL can be used to generate SYSCLK from a wide variety of different reference  
sources and frequencies. The FLL can accept a wide range of reference frequencies, which may be  
high frequency (e.g. 13MHz) or low frequency (eg. 32.768kHz). The FLL is tolerant of jitter and may  
be used to generate a stable SYSCLK from a less stable input signal. The integrated FLL can be  
used as a free-running oscillator, enabling autonomous clocking of the Charge Pump and DC Servo if  
required.  
The WM8904 uses a standard 2-wire control interface, providing full software control of all features,  
together with device register readback. An integrated Control Write Sequencer enables automatic  
scheduling of control sequences; commonly-used signal configurations may be selected using ready-  
programmed sequences, including time-optimised control of the WM8904 pop suppression features.  
It is an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.  
Unused circuitry can be disabled under software control, in order to save power; low leakage currents  
enable extended standby/off time in portable battery-powered applications.  
PP, Rev 3.3, September 2012  
34  
w
 复制成功!