WM8775
Product Preview
BCLK
(Output)
tDL
ADCLRC
(Output)
tDDA
DOUT
Figure 3 Digital Audio Data Timing – Master Mode
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND=0V, DGND = 0V, TA = +25oC, Master Mode, fs = 48kHz, MCLK = 256fs unless otherwise
stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
ADCLRC propagation delay
from BCLK falling edge
tDL
0
0
10
10
ns
ns
DOUT propagation delay
from BCLK falling edge
tDDA
Table 2 Digital Audio Data Timing – Master Mode
DIGITAL AUDIO INTERFACE – SLAVE MODE
BCLK
DVD
Controller
WM8775
ADC
ADCLRC
DOUT
Figure 4 Audio Interface – Slave Mode
PP Rev 1.8, June 2004
8
w