欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8753LGEB/V 参数 Datasheet PDF下载

WM8753LGEB/V图片预览
型号: WM8753LGEB/V
PDF下载: 下载PDF文件 查看货源
内容描述: Hi-Fi和电话双通道编解码器 [Hi-Fi and Telephony Dual CODEC]
分类和应用: 解码器编解码器电信集成电路PC电话
文件页数/大小: 92 页 / 1038 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8753LGEB/V的Datasheet PDF文件第1页浏览型号WM8753LGEB/V的Datasheet PDF文件第2页浏览型号WM8753LGEB/V的Datasheet PDF文件第3页浏览型号WM8753LGEB/V的Datasheet PDF文件第4页浏览型号WM8753LGEB/V的Datasheet PDF文件第6页浏览型号WM8753LGEB/V的Datasheet PDF文件第7页浏览型号WM8753LGEB/V的Datasheet PDF文件第8页浏览型号WM8753LGEB/V的Datasheet PDF文件第9页  
WM8753L  
Pre-Production  
PIN DESCRIPTION  
BGA  
QFN  
NAME  
VXDOUT  
VXCLK  
VXFS  
TYPE  
Digital Output  
Digital Input/Output  
Digital Input/Output  
Digital Input/Output  
Digital Input/Output  
Digital Output  
Digital Input  
DESCRIPTION  
Voice ADC Output  
J2  
1
Voice CODEC data clock / ADC frame clock  
Voice CODEC Frame Sync  
DAC Frame Sync  
H3  
J3  
2
3
H4  
J4  
4
LRC  
DAC data clock input / output  
ADC Digital Audio Data Alternative Output  
DAC Digital Audio Data Input  
Master Clock Input  
5
BCLK  
J5  
6
ADCDAT  
DACDAT  
MCLK  
H5  
J6  
7
Digital Input  
8
Supply  
Digital Buffer Supply (supply for digital I/O buffers)  
Digital Core Supply (supply for digital logic, except I/O buffers)  
Digital ground (all digital logic)  
H6  
J7  
9
DBVDD  
DCVDD  
DGND  
Supply  
10  
11  
12  
Supply  
H7  
J8  
Digital Input  
VOICE CODEC master clock input (may be looped from PLL  
output)  
PCMCLK  
Digital Output  
Digital Output  
Supply  
General Purpose Output 2, usually PLL2 output  
General Purpose Output 1, usually PLL1 output  
PLL ground  
J9  
G8  
H9  
G9  
F9  
E9  
E8  
D9  
D8  
C9  
B9  
A9  
A8  
B7  
B6  
A6  
A5  
B5  
A4  
B4  
A3  
B3  
A2  
A1  
B1  
C2  
C1  
D2  
D1  
E2  
E1  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
GP2/CLK2  
GP1/CLK1  
PGND  
Supply  
PLL Supply  
PVDD  
Supply  
Headphone Supply  
HPVDD  
OUT4  
Analogue Output  
Analogue Output  
Analogue Output  
Analogue Output  
Supply  
Analogue Output 4 (Headphone driver)  
Analogue Output 3 (Headphone driver)  
Headphone Output Right  
OUT3  
ROUT1  
LOUT1  
HP/SPKRGND  
ROUT2  
LOUT2  
SPKRVDD  
MONO2  
MONO1  
AVDD  
Headphone Output Left  
Headphone and Speaker ground  
Speaker Output Right  
Analogue Output  
Analogue Output  
Supply  
Speaker Output Left  
Speaker Supply  
Analogue Output  
Analogue Output  
Supply  
Mono analogue output 2  
Mono analogue output 1  
Analogue supply (feeds ADC and DAC)  
Analogue ground (feeds ADC and DAC)  
Buffered ADC and DAC Reference voltage  
Decoupling for ADC and DAC reference voltage  
Microphone Bias  
Supply  
AGND  
Reference  
VREF  
Reference  
VMID  
Analogue Output  
Analogue Input  
Analogue Output  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Digital input/Output  
MICBIAS  
ACIN  
AC coupled input to ALC PGA in record path  
ALC Mix output  
ACOP  
Left Channel Input  
LINE1  
Right Channel input  
LINE2  
RX mono differential input positive signal  
RX mono differential input negative signal  
Mic Pre-amp input 1  
RXP  
RXN  
MIC1  
Mic Pre-amp 1 common mode or negative input  
Mic Pre-amp input 2  
MIC1N  
MIC2  
Mic Pre-amp 2 common mode or negative input  
MIC2N  
GPIO4  
GPIO (General Purpose input/output) usually headphone jack insert  
autodetect with selectable pull-up/pull-down.  
Digital Input / Output  
Digital Input / Output  
Control interface Mode select on reset or GPIO3  
F1  
F2  
44  
45  
MODE/GPIO3  
CSB/GPIO5  
3-wire MPU Chip Select / 2-wire MPU interface address selection or  
GPIO5  
Digital Input / Output  
Digital Input  
3-wire MPU Data Input / 2-wire MPU Date Input / Acknowledge  
3-wire MPU Clock Input / 2-wire MPU Clock Input  
VOICE DAC Input  
G1  
H1  
J1  
46  
47  
48  
SDIN  
SCLK  
VXDIN  
Digital Input  
Note: 1. It is recommended that the QFN ground paddle is connected to analogue ground on the application PCB  
PP Rev 3.4 November 2005  
w
5