欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8750CLSEFL 参数 Datasheet PDF下载

WM8750CLSEFL图片预览
型号: WM8750CLSEFL
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声编解码器用于便携式音频应用 [Stereo CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器便携式
文件页数/大小: 65 页 / 733 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8750CLSEFL的Datasheet PDF文件第17页浏览型号WM8750CLSEFL的Datasheet PDF文件第18页浏览型号WM8750CLSEFL的Datasheet PDF文件第19页浏览型号WM8750CLSEFL的Datasheet PDF文件第20页浏览型号WM8750CLSEFL的Datasheet PDF文件第22页浏览型号WM8750CLSEFL的Datasheet PDF文件第23页浏览型号WM8750CLSEFL的Datasheet PDF文件第24页浏览型号WM8750CLSEFL的Datasheet PDF文件第25页  
Production Data  
WM8750L  
The internal MICBIAS circuitry is shown below. Note that the is a maximum source current capability  
for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the  
MICBIAS current to 3mA.  
VMID  
MICB  
MICBIAS  
= 1.8 x VMID  
= 0.9 X AVDD  
internal  
resistor  
internal  
resistor  
AGND  
Figure 8 Microphone Bias Schematic  
PGA CONTROL  
The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically  
adjustable from +30dB to –17.25dB in 0.75dB steps. Each PGA can be controlled either by the user  
or by the ALC function (see Automatic Level Control). When ALC is enabled for one or both channels,  
then writing to the corresponding PGA control register has no effect.  
The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling  
the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated.  
Setting the LIZC and RIZC bits enables a zero-cross detector which ensures that PGA gain changes  
only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled a timeout  
is also available to update the gain if a zero cross does not occur. This function may be enabled by  
setting TOEN in register R23 (17h).  
The inputs can also be muted in the analogue domain under software control. The software control  
registers are shown in Table 9. If zero crossing is enabled, it is necessary to enable zero cross  
timeout to un-mute the input PGAs. This is because their outputs will not cross zero when muted.  
Alternatively, zero cross can be disabled before sending the un-mute command.  
REGISTER  
ADDRESS  
BIT  
LABEL  
LIVU  
DEFAULT  
DESCRIPTION  
R0 (00h)  
Left Channel  
PGA  
Left Volume Update  
8
0
0 = Store LINVOL in intermediate  
latch (no gain change)  
1 = Update left and right channel  
gains (left = LINVOL, right =  
intermediate latch)  
LINMUTE  
LIZC  
Left Channel Input Analogue Mute  
1 = Enable Mute  
7
1
0
0 = Disable Mute  
Note: LIVU must be set to un-mute.  
Left Channel Zero Cross Detector  
1 = Change gain on zero cross only  
0 = Change gain immediately  
Left Channel Input Volume Control  
111111 = +30dB  
6
LINVOL  
[5:0]  
5:0  
010111  
( 0dB )  
111110 = +29.25dB  
. . 0.75dB steps down to  
000000 = -17.25dB  
PD, Rev 4.4, August 2012  
21  
w
 复制成功!