欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8731CLSEFL 参数 Datasheet PDF下载

WM8731CLSEFL图片预览
型号: WM8731CLSEFL
PDF下载: 下载PDF文件 查看货源
内容描述: 便携式因特网音频编解码器与耳机驱动器和可编程的采样率 [Portable Internet Audio CODEC with Headphone Driver and Programmable Sample Rates]
分类和应用: 解码器驱动器编解码器便携式
文件页数/大小: 65 页 / 786 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8731CLSEFL的Datasheet PDF文件第36页浏览型号WM8731CLSEFL的Datasheet PDF文件第37页浏览型号WM8731CLSEFL的Datasheet PDF文件第38页浏览型号WM8731CLSEFL的Datasheet PDF文件第39页浏览型号WM8731CLSEFL的Datasheet PDF文件第41页浏览型号WM8731CLSEFL的Datasheet PDF文件第42页浏览型号WM8731CLSEFL的Datasheet PDF文件第43页浏览型号WM8731CLSEFL的Datasheet PDF文件第44页  
WM8731 / WM8731L  
Production Data  
MASTER AND SLAVE MODE OPERATION  
The WM8731/L can be configured as either a master or slave mode device. As a master mode device  
the WM8731/L controls sequencing of the data and clocks on the digital audio interface. As a slave  
device the WM8731/L responds with data to the clocks it receives over the digital audio interface. The  
mode is set with the MS bit of the control register as shown in Table 16.  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
0000111  
6
MS  
0
Master Slave Mode Control  
1 = Enable Master Mode  
0 = Enable Slave Mode  
Digital Audio Interface  
Format  
Table 16 Programming Master/Slave Modes  
As a master mode device the WM8731/L controls the sequencing of data transfer (ADCDAT,  
DACDAT) and output of clocks (BCLK, ADCLRC, DACLRC) over the digital audio interface. It uses  
the timing generated from either its on-board crystal or the MCLK input as the reference for the clock  
and data transitions. This is illustrated in Figure 31. ADCDAT is always an output from and DACDAT  
is always an input to the WM8731/L independent of master or slave mode.  
BCLK  
ADCLRC  
DSP  
WM8731  
CODEC  
ENCODER/  
DECODER  
DACLRC  
ADCDAT  
DACDAT  
Note: ADC and DAC can run at different rates  
Figure 31 Master Mode  
As a slave device the WM8731/L sequences the data transfer (ADCDAT, DACDAT) over the digital  
audio interface in response to the external applied clocks (BCLK, ADCLRC, DACLRC). This is  
illustrated in Figure 32.  
BCLK  
ADCLRC  
DSP  
WM8731  
CODEC  
ENCODER/  
DECODER  
DACLRC  
ADCDAT  
DACDAT  
Note: The ADC and DAC can run at different rates  
Figure 32 Slave Mode  
Note that the WM8731/L relies on controlled phase relationships between audio interface BCLK,  
DACLRC and the master MCLK or CLKOUT. To avoid any timing hazards, refer to the timing section  
for detailed information.  
PD, Rev 4.9, October 2012  
40  
w
 复制成功!