欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8726 参数 Datasheet PDF下载

WM8726图片预览
型号: WM8726
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192kHz的立体声DAC [24-bit 192kHz Stereo DAC]
分类和应用:
文件页数/大小: 20 页 / 222 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8726的Datasheet PDF文件第4页浏览型号WM8726的Datasheet PDF文件第5页浏览型号WM8726的Datasheet PDF文件第6页浏览型号WM8726的Datasheet PDF文件第7页浏览型号WM8726的Datasheet PDF文件第9页浏览型号WM8726的Datasheet PDF文件第10页浏览型号WM8726的Datasheet PDF文件第11页浏览型号WM8726的Datasheet PDF文件第12页  
WM8726  
Production Data  
MASTER CLOCK TIMING  
tMCLKL  
MCLK  
tMCLKH  
tMCLKY  
Figure 1 Master Clock Timing Requirements  
Test Conditions  
VDD = 5V, GND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.  
PARAMETER  
SYMBOL  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
System Clock Timing Information  
MCLK Master clock pulse width high  
MCLK Master clock pulse width low  
MCLK Master clock cycle time  
MCLK Duty cycle  
tMCLKH  
tMCLKL  
tMCLKY  
8
8
ns  
ns  
ns  
20  
40:60  
1.5  
60:40  
12  
Time from MCLK stopping to power  
down.  
µs  
DIGITAL AUDIO INTERFACE  
tBCH  
tBCL  
BCKIN  
LRCIN  
DIN  
tBCY  
tLRSU  
tDS  
tLRH  
tDH  
Figure 2 Digital Audio Data Timing  
Test Conditions  
VDD = 5V, GND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.  
PARAMETER  
SYMBOL  
TEST CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
Audio Data Input Timing Information  
BCKIN cycle time  
tBCY  
tBCH  
tBCL  
40  
16  
16  
8
ns  
ns  
ns  
ns  
BCKIN pulse width high  
BCKIN pulse width low  
LRCIN set-up time to  
BCKIN rising edge  
tLRSU  
LRCIN hold time from  
BCKIN rising edge  
tLRH  
tDS  
8
8
8
ns  
ns  
ns  
DIN set-up time to BCKIN  
rising edge  
DIN hold time from BCKIN  
rising edge  
tDH  
PD Rev 4.1 September 2005  
8
w