欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM2614CDT 参数 Datasheet PDF下载

WM2614CDT图片预览
型号: WM2614CDT
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道12位串行输入电压输出DAC [Quad 12-bit Serial Input Voltage Output DAC]
分类和应用:
文件页数/大小: 10 页 / 129 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM2614CDT的Datasheet PDF文件第2页浏览型号WM2614CDT的Datasheet PDF文件第3页浏览型号WM2614CDT的Datasheet PDF文件第4页浏览型号WM2614CDT的Datasheet PDF文件第5页浏览型号WM2614CDT的Datasheet PDF文件第6页浏览型号WM2614CDT的Datasheet PDF文件第7页浏览型号WM2614CDT的Datasheet PDF文件第9页浏览型号WM2614CDT的Datasheet PDF文件第10页  
WM2614  
Production Data Rev 1.0  
DEVICE DESCRIPTION  
GENERAL FUNCTION  
The device uses a resistor string network buffered with an op amp to convert 12-bit digital data to  
analogue voltage levels (see Block Diagram). The output voltage is determined by the reference input  
voltage and the input code according to the following relationship:  
CODE  
Output voltage =  
1111  
(
REF  
)
2 V  
4096  
INPUT  
OUTPUT  
4095  
4096  
1111  
1111  
2
2
(
V
REF  
)
)
:
:
2049  
4096  
1000  
1000  
0111  
0000  
0001  
0000  
1111  
(V  
REF  
2048  
4096  
0000  
1111  
(
REF  
)
=
REF  
2 V  
V
2047  
2
(V  
REF  
)
4096  
:
:
1
0000  
0000  
0000  
0001  
0000  
2
(V  
REF  
)
4096  
0000  
0V  
Table 1 Binary Code Table (0V to 2VREFIN Output), Gain = 2  
POWER ON RESET  
An internal power-on-reset circuit resets the DAC register to all 0s on power-up.  
BUFFER AMPLIFIER  
The output buffer has a near rail-to-rail output with short circuit protection and can reliably drive a 2kW load  
with a 100pF load capacitance.  
EXTERNAL REFERENCE  
The reference voltage input is buffered which makes the DAC input resistance independent of code. The  
REFIN pin has an input resistance of 10MW and an input capacitance of typically 5pF. The reference  
voltage determines the DAC full-scale output.  
HARDWARE CONFIGURATION OPTIONS  
The device has two configuration options that are controlled by device pins.  
DEVICE POWER DOWN  
The device can be powered-down by pulling pin NPD (Pin 2) high. This powers down all DACs overriding  
their individual power down settings. This will reduce power consumption to typically 10nA. When the  
power down function is released the device reverts to the DAC code set prior to power down.  
SIMULTANEOUS DAC UPDATE  
The NLDAC pin (Pin 3) can be held high to prevent serial word writes from updating the DAC latches. By  
writing new values to multiple DACs then pulling NLDAC low, all new DAC codes are loaded into the DAC  
latches simultaneously.  
WOLFSON MICROELECTRONICS LTD  
Production Data Rev 1.0 June 1999  
8