W9412G6JH
6. BLOCK DIAGRAM
CLK
DLL
CLK
CLOCK
BUFFER
CKE
CONTROL
CS
SIGNAL
GENERATOR
RAS
CAS
COMMAND
DECODER
COLUMN DECODER
COLUMN DECODER
WE
CELL ARRAY
BANK #0
CELL ARRAY
BANK #1
A10
MODE
REGISTER
A0
A9
SENSE AMPLIFIER
SENSE AMPLIFIER
ADDRESS
BUFFER
A11
BA0
BA1
PREFETCH REGISTER
DQ0
DQ
DATA CONTROL
CIRCUIT
BUFFER
DQ15
COLUMN
COUNTER
LDQS
UDQS
REFRESH
COUNTER
LDM
UDM
COLUMN DECODER
COLUMN DECODER
CELL ARRAY
BANK #2
CELL ARRAY
BANK #3
SENSE AMPLIFIER
SENSE AMPLIFIER
NOTE: The cell array configuration is 4096 * 512 * 16
Publication Release Date: Nov. 29, 2011
Revision A03
- 8 -