欢迎访问ic37.com |
会员登录 免费注册
发布采购

W29F102Q-50 参数 Datasheet PDF下载

W29F102Q-50图片预览
型号: W29F102Q-50
PDF下载: 下载PDF文件 查看货源
内容描述: 64K 16 CMOS FLASH MEMORY [64K 16 CMOS FLASH MEMORY]
分类和应用:
文件页数/大小: 21 页 / 253 K
品牌: WINBOND [ WINBOND ]
 浏览型号W29F102Q-50的Datasheet PDF文件第1页浏览型号W29F102Q-50的Datasheet PDF文件第2页浏览型号W29F102Q-50的Datasheet PDF文件第3页浏览型号W29F102Q-50的Datasheet PDF文件第5页浏览型号W29F102Q-50的Datasheet PDF文件第6页浏览型号W29F102Q-50的Datasheet PDF文件第7页浏览型号W29F102Q-50的Datasheet PDF文件第8页浏览型号W29F102Q-50的Datasheet PDF文件第9页  
W29F102  
Program Operation  
The W29F102 is programmed on a word-by-word basis. Program operation can only change logical  
data "1" to logical data "0" The erase operation (changed entire data in main memory and/or boot  
block from "0" to "1" is needed before programming.  
The program operation is initiated by a 4-word command cycle (see Command Codes for Word  
Programming). The device will interally enter the program operation immediately after the word-  
program command is entered. The internal program timer will automatically time-out (50 mS max. -  
TBP) once completed and return to normal read mode. Data polling and/or Toggle Bits can be used to  
detect end of program cycle.  
Hardware Data Protection  
The integrity of the data stored in the W29F102 is also hardware protected in the following ways:  
(1) Noise/Glitch Protection: A WE pulse of less than 15 nS in duration will not initiate a write cycle.  
(2) VDD Power Up/Down Detection: The programming operation is inhibited when VDD is less than  
2.5V typical.  
(3) Write Inhibit Mode: Forcing OE low, CE high, or WE high will inhibit the write operation. This  
prevents inadvertent writes during power-up or power-down periods.  
(4) VDD power-on delay: When VDD has reached its sense level, the device will automatically time-out  
5 mS before any write (erase/program) operation.  
Data Polling (DQ7 & DQ15)- Write Status Detection  
The W29F102 includes a data polling feature to indicate the end of a program or erase cycle. When  
the W29F102 is in the internal program or erase cycle, any attempt to read DQ7 or DQ15 of the last  
word loaded will receive the complement of the true data. Once the program or erase cycle is  
completed, DQ7 or DQ15 will show the true data. Note that DQ7 or DQ15 will show logical "0" during  
the erase cycle, and become logical "1" or true data when the erase cycle has been completed.  
Toggle Bit (DQ6 & DQ14)- Write Status Detection  
In addition to data polling, the W29F102 provides another method for determining the end of a  
program cycle. During the internal program or erase cycle, any consecutive attempts to read DQ6 or  
DQ14 will produce alternating 0's and 1's. When the program or erase cycle is completed, this toggling  
between 0's and 1's will stop. The device is then ready for the next operation.  
Product Identification  
The product ID operation outputs the manufacturer code and device code. Programming equipment  
automatically matches the device with its proper erase and programming algorithms.  
The manufacturer and device codes can be accessed by software or hardware operation. In the  
software access mode, a six-word (or JEDEC 3-word) command sequence can be used to access the  
product ID. A read from address 0000H outputs the manufacturer code (00DAh). A read from address  
0001H outputs the device code (002Fh). The product ID operation can be terminated by a three-word  
command sequence or an altenate one-word command sequence (see Command Definition table).  
In the hardware access mode, access to the product ID is activated by forcing CE and OE low, WE  
high, and raising A9 to 12 volts.  
- 4 -  
 复制成功!