欢迎访问ic37.com |
会员登录 免费注册
发布采购

7P002FLG1501I20 参数 Datasheet PDF下载

7P002FLG1501I20图片预览
型号: 7P002FLG1501I20
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash Card, 1MX16, 200ns, CARD-68]
分类和应用: 内存集成电路
文件页数/大小: 11 页 / 344 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号7P002FLG1501I20的Datasheet PDF文件第3页浏览型号7P002FLG1501I20的Datasheet PDF文件第4页浏览型号7P002FLG1501I20的Datasheet PDF文件第5页浏览型号7P002FLG1501I20的Datasheet PDF文件第6页浏览型号7P002FLG1501I20的Datasheet PDF文件第8页浏览型号7P002FLG1501I20的Datasheet PDF文件第9页浏览型号7P002FLG1501I20的Datasheet PDF文件第10页浏览型号7P002FLG1501I20的Datasheet PDF文件第11页  
PCMCIA Flash Memory Card  
FLG Series  
White Electronic Designs  
WRITE TIMING PARAMETERS  
150ns  
200ns  
SYM (PCMCIA)  
Parameter  
Unit  
Min  
150  
80  
Max  
Min  
200  
120  
20  
Max  
tCW  
tw(WE)  
Write Cycle Time  
Write Pulse Width  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tsu(A)  
Address Setup Time  
20  
tsu(A-WEH)  
tsu(CE-WEH)  
tsu(D-WEH)  
th(D)  
Address Setup Time for WE#  
Card Enable Setup Time for WE#  
Data Setup Time for WE#  
Data Hold Time  
100  
100  
50  
100  
100  
50  
20  
20  
trec(WE)  
tdis(WE)  
tdis(OE)  
Write Recover Time  
20  
20  
Output Disable Time from WE#  
Output Disable Time from OE#  
Output Enable Time from WE#  
Output Enable Time from OE#  
Output Enable Setup from WE#  
Output Enable Hold from WE#  
Card Enable Setup Time from OE#  
Card Enable Hold Time  
60  
60  
60  
60  
ten(WE)  
5
5
5
5
ten(OE)  
tsu(OE-WE)  
th(OE-WE)  
tsu(CE)  
10  
10  
0
10  
10  
0
th(CE)  
20  
20  
Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.  
WRITE TIMING DIAGRAM  
tC(W)  
A[25::0], REG#  
t
SU(A-WEH)  
SU(CE-WEH)  
SU(CE)  
tREC(WE)  
tH(CE)  
t
t
CE1#, CE2#  
NOTE 1  
NOTE 1  
OE#  
tH(OE-WE)  
tSU(A)  
tW(WE)  
WE#  
tH(D)  
tSU(OE-WE)  
tSU(D-WEH)  
NOTE 2  
D[15::0](DIN  
)
DATA INPUT  
tDIS(WE)  
tEN(OE)  
tDIS(OE)  
tEN(WE)  
NOTE 2  
D[15::0](DOUT  
)
Notes: 1. Signal may be high or low in this area.  
2. When the data I/O pins are in the output state, no signals shall be applied to the data pins (D15 - D0) by the host system.  
White Electronic Designs Corp. reserves the right to change products or specifications without notice.  
June, 2003  
Rev. 4  
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com