欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC3144 参数 Datasheet PDF下载

VSC3144图片预览
型号: VSC3144
PDF下载: 下载PDF文件 查看货源
内容描述: 6.5 Gbps的144 × 144异步交叉点开关 [6.5 Gbps 144 】 144 Asynchronous Crosspoint Switch]
分类和应用: 开关
文件页数/大小: 2 页 / 467 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC3144的Datasheet PDF文件第1页  
VSC3144
6.5 Gbps 144 × 144 Asynchronous Crosspoint Switch
GENERAL DESCRIPTION:
The fully nonblocking switch core of the VSC3144
device is programmed using a multimode port
interface that allows random access programming of
each I/O port. Each VSC3144 data output can be
VSC3144
programmed to connect to any of its inputs. The
signal path through the device uses no registers and
is fully asynchronous. This means there are no restrictions on the phase,
frequency, or signal pattern of any input.
A high degree of signal integrity is maintained throughout the VSC3144
device because each high-speed output is a fully differential,
switched-current driver with on-die terminations. Data inputs are
terminated on-die using 100
Ω
resistors between true and complement
inputs, with a common connection to an internal bias source, which
facilitates AC coupling to the switch inputs.
Core programming for the VSC3144 device can be sequential on a
port-by-port basis, or multiple program assignments can be queued and
issued simultaneously using the CONFIG bit. The entire device can be
initialized for straight-through, multicast, or other configurations. Unused
channels can be powered down to allow efficient use of the switch in
applications that require only a subset of the available I/O channels.
Power-down is enabled in the software by programming individual unused
outputs with a power-down code.
B A C K P L A N E A P P L I C AT I O N :
Line Cards
OE
FPGA/
ASIC
B
a
c
k
p
l
a
n
e
Central Switch
VSC3144
S P E C I F I C AT I O N S :
6.5 Gbps NRZ per-channel data rate
2.5 V power supply (2.5 V or 3.3 V program port power supply)
2.5 V or 3.3 V CMOS TTL-compatible I/O
Differential CML I/O with integrated termination impedance
0 °C to 85 °C operating temperature range
Trademarks
Vitesse, ASIC-Friendly, FibreTimer, TimeStream, Snoop Loop, Super FEC, FOCUSConnect, Meigs-II, Meigs-IIe, Lansing, Campbell-I, Barrington,
PaceMaker, HOVCAT48, HOVCAT48e, HOVCAT192, HOVCAT192e, Micro PHY, FOCUS32, FOCUS16, IQ2200, NexSAS, VersaCAT, GigaStream, HawX,
SparX, StaX, VstaX, SimpliPHY,VeriPHY, ActiPHY, XFP PRO, SFP PRO, Smart-LINK, OctalMAC, EQ Technology are trademarks in the United States and/or
other jurisdictions of Vitesse Semiconductor Corporation. All other trademarks or registered trademarks mentioned herein are the property of their respective
holders.
Copyright © 2006
Vitesse Semiconductor Corporation (“Vitesse”) retains the right to make changes to its products or specifications to improve performance, reliability or
manufacturability. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is
subject to change without notice at any time. While the information furnished herein is held to be accurate and reliable, no responsibility will be assumed by
Vitesse for its use. Furthermore, the information contained herein does not convey to the purchaser of microelectronic devices any license under the patent
right of any manufacturer.
TM
741 Calle Plano
Camarillo, CA 93012, USA
Tel: +1 805.388.3700
Fax: +1 805.987.5896
www.vitesse.com
sales@vitesse.com