欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC8462-BA 参数 Datasheet PDF下载

TMC8462-BA图片预览
型号: TMC8462-BA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual Integrated 100-Mbit Ethernet PHY]
分类和应用:
文件页数/大小: 204 页 / 12251 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC8462-BA的Datasheet PDF文件第144页浏览型号TMC8462-BA的Datasheet PDF文件第145页浏览型号TMC8462-BA的Datasheet PDF文件第146页浏览型号TMC8462-BA的Datasheet PDF文件第147页浏览型号TMC8462-BA的Datasheet PDF文件第149页浏览型号TMC8462-BA的Datasheet PDF文件第150页浏览型号TMC8462-BA的Datasheet PDF文件第151页浏览型号TMC8462-BA的Datasheet PDF文件第152页  
TMC8462 Datasheet Document Revision V1.4 2018-May -09  
148 / 204  
7.5 SII EEPROM MFC IO Crossbar Mapping  
The TMC8462 contains a full crossbar.  
The 24 MFC IO pins (16x Low Voltage 3.3V MFC IO pins and 8x High Voltage MFC IO pins) of the TMC8462  
can be freely assigned to any signal coming from or going to the MFC IO functional blocks.  
Without initialization from the SII EEPROM on power up or later via PDI SPI/ECAT memory access during  
operation, all IOs are tri-stated.  
Note  
Certain output signals (e.g. PWM signals, DAC, ...) generate very short pulses  
(down to 10ns) which are faster than the slew rate of the HVIO output drivers.  
It is still possible to use this conguration, so that the user can evaluate if the  
application specic conditions allow to work directly with the HVIO outputs.  
Otherwise external signal conditioning is required.  
One output signal can be mapped to multiple IO pins, for example to combine the driver strength of  
multiple pins. The conguration also allows a mapping of multiple pins to one input signal, but usually  
there is no reason for this conguration. When multiple pins are mapped to the same input signal, a logical  
OR operation is applied to all input pins.  
Each IO pin has a dedicated conguration byte in the SII EEPROM and in the ESCs memory space within  
the ESC Parameter RAM to select the functional MFC IO block signal connected to the physical IO pin:  
MFCIO00 to MFCIO15: SII EEPROM 0084h to 0093h / ESC Parameter RAM from 0580h to 058Fh  
2
MFC_HV0 to MFC_HV7 : SII EEPROM: 0094h to 009Bh / ESC Parameter RAM from 0590h to 0597h  
An overview over all congurable MFC IO block signals is given in Table 190.  
Name  
Function block Description  
Direction Value dec. Value  
hex.  
ZERO  
LOW  
HGH  
TRI  
A
none  
Disabled  
-
0
00h  
01h  
02h  
03h  
04h  
05h  
06h  
07h  
08h  
09h  
0Ah  
0Bh  
0Ch  
0Dh  
none  
Static LOW output  
Static HIGH output  
Static tristate (Z) output  
ABN_A signal  
output  
output  
-
1
none  
2
none  
3
ABN decoder  
ABN decoder  
ABN decoder  
ABN decoder  
ABN decoder  
ABN decoder  
SPI  
input  
input  
input  
4
An  
ABN_An signal (for dierential inputs)  
ABN_B signal  
5
B
6
Bn  
ABN_Bn signal (for dierential inputs) input  
ABN_N signal input  
ABN_Nn signal (for dierential inputs) input  
7
N
8
Nn  
9
SCK  
SDI  
SDO  
CS0  
SPI SCK signal  
SPI SDI signal  
SPI SDO signal  
SPI CS0 signal  
output  
input  
10  
11  
12  
13  
SPI  
SPI  
output  
output  
SPI  
2
MFC_HV0 to MFC_HV7 MFCIO16 to MFCIO23  
©2018 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany  
Terms of delivery and rights to technical change reserved.  
Download newest version at www.trinamic.com  
 复制成功!