欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS1003IJ5T 参数 Datasheet PDF下载

TS1003IJ5T图片预览
型号: TS1003IJ5T
PDF下载: 下载PDF文件 查看货源
内容描述: 只有0.8V至5.5V , 0.6uA轨到轨单运放 [THE ONLY 0.8V TO 5.5V, 0.6uA RAIL-TO-RAIL SINGLE OP AMP]
分类和应用:
文件页数/大小: 11 页 / 882 K
品牌: TOUCHSTONE [ TOUCHSTONE SEMICONDUCTOR INC ]
 浏览型号TS1003IJ5T的Datasheet PDF文件第1页浏览型号TS1003IJ5T的Datasheet PDF文件第2页浏览型号TS1003IJ5T的Datasheet PDF文件第4页浏览型号TS1003IJ5T的Datasheet PDF文件第5页浏览型号TS1003IJ5T的Datasheet PDF文件第6页浏览型号TS1003IJ5T的Datasheet PDF文件第7页浏览型号TS1003IJ5T的Datasheet PDF文件第8页浏览型号TS1003IJ5T的Datasheet PDF文件第9页  
TS1003  
ELECTRICAL CHARACTERISTICS  
VDD = +1.8V, VSS = 0V, VINCM = VSS; RL = 100kΩ to (VDD-VSS)/2; TA = -40°C to +85°C, unless otherwise noted.  
Typical values are at TA = +25°C. See Note 1  
Parameters  
Symbol  
Conditions  
Min  
Typ  
0.6  
0.8  
Max  
Units  
Supply Voltage Range  
VDD-VSS  
0.8  
5.5  
0.8  
1
3
5
V
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
Supply Current  
ISY  
RL = Open circuit  
VIN = VSS or VDD  
µA  
Input Offset Voltage  
Input Offset Voltage Drift  
Input Bias Current  
VOS  
mV  
µV/°C  
pA  
-40°C ≤ TA 85°C  
TCVOS  
IIN+, IIN-  
9
2
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
VIN+, VIN- = (VDD - VSS)/2  
100  
2
Specified as IIN+ - IIN-  
Input Offset Current  
IOS  
IVR  
pA  
V
V
IN+, VIN- = (VDD - VSS)/2  
50  
VDD  
-40°C TA 85°C  
Input Voltage Range  
Guaranteed by Input Offset Voltage Test  
VSS  
70  
68  
70  
67  
90  
90  
3.7  
30  
1.5  
15  
4
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
TA = 25°C  
Common-Mode Rejection Ratio  
CMRR  
Vdd=5.5V; 0V VIN(CM) 5.0V  
0.8V ≤ (VDD - VSS) ≤ 5.5V  
dB  
Power Supply Rejection Ratio  
Output Voltage High  
PSRR  
VOH  
dB  
Specified as VDD - VOUT  
RL = 100kto VSS  
,
,
6
60  
6
mV  
Specified as VDD - VOUT  
RL = 10kto VSS  
Specified as VOUT - VSS  
RL = 100kto VDD  
,
Output Voltage Low  
Short-circuit Current  
VOL  
mV  
mA  
Specified as VOUT - VSS  
RL = 10kto VDD  
,
30  
ISC+  
ISC-  
VOUT = VSS  
VOUT = VDD  
2
15  
110  
7
91  
84  
-40°C ≤ TA 85°C  
TA = 25°C  
-40°C ≤ TA 85°C  
Open-loop Voltage Gain  
Gain-Bandwidth Product  
Phase Margin  
AVOL  
GBWP  
φM  
VSS+50mV ≤ VOUT ≤ VDD-50mV  
dB  
kHz  
RL = 100kto VSS, CL = 20pF  
Unity-gain Crossover,  
RL = 100kto VSS, CL = 20pF  
4
70  
degrees  
Slew Rate  
Full-power Bandwidth  
Input Voltage Noise Density  
SR  
FPBW  
en  
RL = 100kto VSS, AVCL = +1V/V  
FPBW = SR/(π • VOUT,PP); VOUT,PP = 0.7VPP  
f = 1kHz  
1.5  
680  
0.6  
V/ms  
Hz  
µV/ Hz  
Input Current Noise Density  
in  
f = 1kHz  
10  
pA/ Hz  
Note 1: All specifications are 100% tested at TA = +25°C. Specification limits over temperature (TA = TMIN to TMAX) are guaranteed by  
device characterization, not production tested.  
TS1003DS r1p0  
Page 3  
RTFDS