欢迎访问ic37.com |
会员登录 免费注册
发布采购

UC3845D 参数 Datasheet PDF下载

UC3845D图片预览
型号: UC3845D
PDF下载: 下载PDF文件 查看货源
内容描述: 电流模式PWM控制器 [CURRENT MODE PWM CONTROLLER]
分类和应用: 开关光电二极管控制器
文件页数/大小: 24 页 / 720 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UC3845D的Datasheet PDF文件第2页浏览型号UC3845D的Datasheet PDF文件第3页浏览型号UC3845D的Datasheet PDF文件第4页浏览型号UC3845D的Datasheet PDF文件第5页浏览型号UC3845D的Datasheet PDF文件第6页浏览型号UC3845D的Datasheet PDF文件第7页浏览型号UC3845D的Datasheet PDF文件第8页浏览型号UC3845D的Datasheet PDF文件第9页  
www.ti.com
SLUS223C – APRIL 1997 – REVISED JUNE 2007
CURRENT MODE PWM CONTROLLER
FEATURES
Optimized For Off-line and DC-to-DC
Converters
Low Start-Up Current (<1 mA)
Automatic Feed Forward Compensation
Pulse-by-Pulse Current Limiting
Enhanced Load Response Characteristics
Under-Voltage Lockout With Hysteresis
Double Pulse Suppression
High Current Totem Pole Output
Internally Trimmed Bandgap Reference
500-kHz Operation
Low R
O
Error Amp
DESCRIPTION
The UC1842/3/4/5 family of control devices provides
the necessary features to implement off-line or
dc-to-dc fixed frequency current mode control
schemes with a minimal external parts count.
Internally implemented circuits include under-voltage
lockout featuring start up current less than 1 mA, a
precision reference trimmed for accuracy at the error
amp input, logic to insure latched operation, a PWM
comparator which also provides current limit control,
and a totem pole output stage designed to source or
sink high peak current. The output stage, suitable for
driving N-Channel MOSFETs, is low in the off state.
Differences between members of this family are the
under-voltage lockout thresholds and maximum duty
cycle ranges. The UC1842 and UC1844 have UVLO
thresholds of 16 V
ON
and 10 V
OFF
, ideally suited to
off-line applications. The corresponding thresholds
for the UC1843 and UC1845 are 8.4 V and 7.6 V.
The UC1842 and UC1843 can operate to duty cycles
approaching 100%. A range of zero to 50% is
obtained by the UC1844 and UC1845 by the addition
of an internal toggle flip flop which blanks the output
off every other clock cycle.
BLOCK DIAGRAM
V
cc
7 12
UVLO
34 V
S/R
GROUND
5
9
2.50 V
VREF
Good
Logic
4
R
T
/C
T
7
OSC
Error
Amp
V
FB
2
3
1
5
T
2R
R
1V
S
R
CURRENT
SENSE
COMPARATOR
PWM
LATCH
5
8
6 10
OUTPUT
Internal
BIAS
5V
REF
8 14
V
REF
5V
50 mA
7 11
V
C
COMP 1
CURRENT
SENSE
3
POWER
GROUND
Note 1:
A/B
A = DIL−8 Pin Number. B = SO−14 and CFP−14 Pin Number.
Note 2:
Toggle flip flop used only in 1844 and 1845.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1997–2007, Texas Instruments Incorporated