欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS54610PWPG4 参数 Datasheet PDF下载

TPS54610PWPG4图片预览
型号: TPS54610PWPG4
PDF下载: 下载PDF文件 查看货源
内容描述: 3 V至6 V的输入, 6 -A输出同步降压集成FET SWITCHER ( SWIFT ) [3-V TO 6-V INPUT, 6-A OUTPUT SYNCHRONOUS BUCK SWITCHER WITH INTEGRATED FETs (SWIFT)]
分类和应用: 稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管输出元件输入元件
文件页数/大小: 24 页 / 976 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS54610PWPG4的Datasheet PDF文件第1页浏览型号TPS54610PWPG4的Datasheet PDF文件第2页浏览型号TPS54610PWPG4的Datasheet PDF文件第4页浏览型号TPS54610PWPG4的Datasheet PDF文件第5页浏览型号TPS54610PWPG4的Datasheet PDF文件第6页浏览型号TPS54610PWPG4的Datasheet PDF文件第7页浏览型号TPS54610PWPG4的Datasheet PDF文件第8页浏览型号TPS54610PWPG4的Datasheet PDF文件第9页  
www.ti.com
SLVS398F – JUNE 2001 – REVISED APRIL 2007
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range unless otherwise noted
PARAMETER
SUPPLY VOLTAGE, VIN
Input voltage range, VIN
f
s
= 350 kHz, SYNC
0.8 V, RT open,
PH pin open
I
(Q)
Quiescent current
f
s
= 550 kHz, SYNC
2.5 V, RT open,
PH pin open
Shutdown, SS/ENA = 0 V
UNDER VOLTAGE LOCK OUT
Start threshold voltage, UVLO
Stop threshold voltage, UVLO
Hysteresis voltage, UVLO
Rising and falling edge deglitch, UVLO
(1)
BIAS VOLTAGE
Output voltage, VBIAS
Output current, VBIAS
CUMULATIVE REFERENCE
V
ref
Accuracy
I
L
= 3 A, f
s
= 350 kHz, T
J
= 85°C
I
L
= 3 A, f
s
= 550 kHz, T
J
= 85°C
I
L
= 0 A to 6 A, f
s
= 350 kHz, T
J
= 85°C
I
L
= 0 A to 6 A, f
s
= 550 kHz, T
J
= 85°C
SYNC
0.8 V, RT open
SYNC
2.5 V, RT open
RT = 180 kΩ (1% resistor to AGND)
(1)
Externally set—free running frequency range RT = 100 kΩ (1% resistor to AGND)
RT = 68 kΩ (1% resistor to
High level threshold, SYNC
Low level threshold, SYNC
Pulse duration, external synchronization,
SYNC
(1)
Frequency range, SYNC
(1)
Ramp valley
(1)
Ramp amplitude (peak-to-peak)
(1)
Minimum controllable on time
(1)
Maximum duty cycle
ERROR AMPLIFIER
Error amplifier open loop voltage gain
Error amplifier unity gain bandwidth
Error amplifier common mode input voltage
range
Input bias current, VSENSE
Output voltage slew rate (symmetric),
COMP
(1)
(2)
(3)
Specified by design
Static resistive loads only
Specified by the circuit used in Figure 10
3
1 kΩ COMP to AGND
(1)
Parallel 10 kΩ, 160 pF COMP to AGND
(1)
Powered by internal LDO
(1)
VSENSE = V
ref
1
90
3
0
60
1.4
110
5
VBIAS
250
dB
MHz
V
nA
V/µs
90%
50
330
0.75
1
200
700
AGND)
(1)
280
440
252
460
663
2.5
0.8
350
550
280
500
700
0.882
0.891
0.900
0.04
0.04
0.03
0.03
420
660
308
540
762
V
V
ns
kHz
V
V
ns
kHz
V
REGULATION
Line regulation
(2) (3)
Load regulation
(1) (3)
OSCILLATOR
Internally set—free running frequency
kHz
%/V
%/A
(2)
TEST CONDITIONS
MIN
3
11
16
TYP
MAX
6
15.8
23.5
UNIT
V
mA
1
2.95
2.70
0.14
2.80
0.16
2.5
1.4
3.0
V
V
V
µs
2.90
100
V
µA
I
(VBIAS)
= 0
2.70
2.80