ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢄ
ꢅ
ꢆ
8
SLUS563C − AUGUST 2003 − REVISED FEBRUARY 2005
ꢇ
ꢈ
ꢉ
ꢊ
ꢋ
ꢈ
ꢌ
ꢁ
ꢍ
ꢀ
ꢂ
ꢎ
ꢌ
ꢏ
ꢐ
ꢑ
ꢒ
ꢌ
ꢒ
ꢍ
ꢂ
ꢓ
ꢔ
ꢍ
ꢏ
ꢕ
ꢏ
ꢒ
ꢌ
ꢀ
ꢑ
ꢒ
ꢖ
ꢖ
ꢊ
ꢑ
FEATURES
DESCRIPTION
D
Operating Input Voltage 10 V to 40 V
The TPS40052 is part of a family of high-voltage,
D
Programmable Fixed-Frequency Up to
100 kHz to 1 MHz Voltage Mode Controller
wide input, synchronous, step-down converters.
The TPS40052 offers design flexibility with a
variety of user programmable functions, including
soft-start, operating frequency, high-side current
limit, and loop compensation.
D
Internal Gate Drive Outputs for High-Side
and Synchronous N-Channel MOSFETs
D
D
D
D
D
16-Pin PowerPADt Package (θ = 2°C/W)
JC
The TPS40052 is also synchronizable to an
external supply. It incorporates MOSFET gate
drivers for external N-channel high-side and
synchronous rectifier (SR) MOSFETs. Gate drive
logic incorporates anti-cross conduction circuitry
to prevent simultaneous high-side and
synchronous rectifier conduction.
Thermal Shutdown
Externally Synchronizable
Programmable Short-Circuit Protection
Programmable Closed-Loop Soft-Start
APPLICATIONS
The externally programmable short circuit
protection provides pulse-by-pulse current limit, as
well as hiccup mode operation utilizing an internal
fault counter for longer duration overloads.
D
D
D
D
DDR Tracking Regulators
Power Modules
Networking Equipment
Industrial Servers
SIMPLIFIED APPLICATION DIAGRAM
+
TPS40052PWP
V
−
IN
1
2
3
4
5
6
7
8
SYNC
16
15
ILIM
RT
VIN
BP5
BOOST 14
DDR
EA_REF HDRV 13
V
DDQ
12
SGND
SS
SW
+
BP10 11
LDRV 10
V
TT
VFB
COMP
PGND
9
PAD
−
UDG−03080
ꢁ
ꢁ
ꢑ
ꢒ
ꢧ
ꢉ
ꢢ
ꢍ
ꢏ
ꢠ
ꢀ
ꢡ
ꢈ
ꢛ
ꢒ
ꢙ
ꢌ
ꢚ
ꢉ
ꢗ
ꢀ
ꢗ
ꢘ
ꢙ
ꢣ
ꢚ
ꢛ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢟ
ꢟ
ꢘ
ꢘ
ꢛ
ꢛ
ꢙ
ꢙ
ꢘ
ꢠ
ꢠ
ꢤ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢛ
ꢚ
ꢤ
ꢀꢣ
ꢢ
ꢥ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢟ
ꢟ
ꢣ
ꢠ
ꢨ
Copyright 1999 − 2003, Texas Instruments Incorporated
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢪ
ꢞ
ꢈ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢞ
ꢜ
ꢧ
ꢫ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ
ꢜ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢁ
ꢜ
ꢛ
ꢧ
ꢢ
ꢡ
ꢟ
ꢘ
ꢛ
ꢙ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
1
www.ti.com