欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2808PZA 参数 Datasheet PDF下载

TMS320F2808PZA图片预览
型号: TMS320F2808PZA
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号处理器 [Digital Signal Processors]
分类和应用: 数字信号处理器
文件页数/大小: 145 页 / 1496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2808PZA的Datasheet PDF文件第126页浏览型号TMS320F2808PZA的Datasheet PDF文件第127页浏览型号TMS320F2808PZA的Datasheet PDF文件第128页浏览型号TMS320F2808PZA的Datasheet PDF文件第129页浏览型号TMS320F2808PZA的Datasheet PDF文件第131页浏览型号TMS320F2808PZA的Datasheet PDF文件第132页浏览型号TMS320F2808PZA的Datasheet PDF文件第133页浏览型号TMS320F2808PZA的Datasheet PDF文件第134页  
SPRS230M – OCTOBER 2003 – REVISED MARCH 2011
www.ti.com
6.10.7.4 Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
In simultaneous mode, the ADC can continuously convert input signals on any one pair of channels
(A0/B0 to A7/B7). The ADC can start conversions on event triggers from the ePWM, software trigger, or
from an external ADCSOC signal. If the SMODE bit is 1, the ADC will do conversions on two selected
channels on every Sample/Hold pulse. The conversion time and latency of the result register update are
explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register
update. The selected channels will be sampled simultaneously at the falling edge of the Sample/Hold
pulse. The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC
clocks wide (maximum).
NOTE
In simultaneous mode, the ADCIN channel pair select has to be A0/B0, A1/B1, ..., A7/B7,
and not in other combinations (such as A1/B3, etc.).
Sample n
Analog Input on
Channel Ax
Analog Input on
Channel Bx
ADC Clock
Sample and Hold
SH Pulse
SMODE Bit
t
d(SH)
ADC Event Trigger from
ePWM or Other Sources
t
SH
Sample n+1
Sample n+2
t
dschA0_n+1
t
dschA0_n
t
dschB0_n
t
dschB0_n+1
Figure 6-27. Simultaneous Sampling Mode Timing
Table 6-42. Simultaneous Sampling Mode Timing
SAMPLE n
t
d(SH)
t
SH
t
d(schA0_n)
t
d(schB0_n )
t
d(schA0_n+1)
t
d(schB0_n+1 )
Delay time from event trigger to
sampling
Sample/Hold width/Acquisition
Width
Delay time for first result to
appear in Result register
Delay time for first result to
appear in Result register
Delay time for successive results
to appear in Result register
Delay time for successive results
to appear in Result register
2.5t
c(ADCCLK)
(1 + Acqps) *
t
c(ADCCLK)
4t
c(ADCCLK)
5t
c(ADCCLK)
(3 + Acqps) * t
c(ADCCLK)
(3 + Acqps) * t
c(ADCCLK)
80 ns with
Acqps = 0
320 ns
400 ns
240 ns
240 ns
Acqps value = 0–15
ADCTRL1[8:11]
SAMPLE n + 1
AT 12.5 MHz
ADC CLOCK,
t
c(ADCCLK)
= 80 ns
REMARKS
130
Electrical Specifications
Copyright © 2003–2011, Texas Instruments Incorporated
Product Folder Link(s):