欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232ZHHA 参数 Datasheet PDF下载

TMS320F28232ZHHA图片预览
型号: TMS320F28232ZHHA
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232ZHHA的Datasheet PDF文件第142页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第143页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第144页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第145页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第147页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第148页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第149页浏览型号TMS320F28232ZHHA的Datasheet PDF文件第150页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
SPRS439IJUNE 2007REVISED MARCH 2011  
www.ti.com  
1
SPICLK  
(clock polarity = 0)  
2
3
SPICLK  
(clock polarity = 1)  
6
7
SPISIMO  
SPISOMI  
Master Out Data Is Valid  
10  
Data Valid  
11  
Master In Data Must  
Be Valid  
(A)  
SPISTE  
B. In the master mode, SPISTE goes active 0.5 tc(SPC) (minimum) before valid SPI clock edge. On the trailing  
end of the word, the SPISTE will go inactive 0.5 tc(SPC) after the receiving edge (SPICLK) of the last data bit,  
except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.  
Figure 6-19. SPI Master Mode External Timing (Clock Phase = 1)  
146  
Electrical Specifications  
Copyright © 2007–2011, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232