www.ti.com
SPRS439I – JUNE 2007 – REVISED MARCH 2011
System
Control Block
HALT
High-Speed
Prescaler
SYSCLKOUT
DSP
ADCENCLK
Analog
MUX
ADCINA0
S/H
ADCINA7
HSPCLK
Result Registers
Result Reg 0
Result Reg 1
70A8h
12-Bit
ADC
Module
Result Reg 7
Result Reg 8
70AFh
70B0h
ADCINB0
S/H
ADCINB7
Result Reg 15
70B7h
ADC Control Registers
S/W
EPWMSOCA
GPIO/
XINT2_ADCSOC
SOC
Sequencer 1
Sequencer 2
SOC
S/W
EPWMSOCB
Figure 4-8. Block Diagram of the ADC Module
To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent
possible, traces leading to the ADCIN pins should not run in close proximity to the digital signal paths.
This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs.
Furthermore, proper isolation techniques must be used to isolate the ADC module power pins ( V
DD1A18
,
V
DD2A18
, V
DDA2
, V
DDAIO
) from the digital supply.Figure
shows the ADC pin connections for the devices.
NOTE
1. The ADC registers are accessed at the SYSCLKOUT rate. The internal timing of the
ADC module is controlled by the high-speed peripheral clock (HSPCLK).
2. The behavior of the ADC module based on the state of the ADCENCLK and HALT
signals is as follows:
–
ADCENCLK:
On reset, this signal will be low. While reset is active-low (XRS) the
clock to the register will still function. This is necessary to make sure all registers and
modes go into their default reset state. The analog module, however, will be in a
low-power inactive state. As soon as reset goes high, then the clock to the registers
will be disabled. When the user sets the ADCENCLK signal high, then the clocks to
the registers will be enabled and the analog module will be enabled. There will be a
certain time delay (ms range) before the ADC is stable and can be used.
HALT:
This mode only affects the analog module. It does not affect the registers. In
this mode, the ADC module goes into low-power mode. This mode also will stop the
clock to the CPU, which will stop the HSPCLK; therefore, the ADC register logic will
be turned off indirectly.
–
Copyright © 2007–2011, Texas Instruments Incorporated
Peripherals
79
Product Folder Link(s):