SPRS439I – JUNE 2007 – REVISED MARCH 2011
www.ti.com
Block
Start Address
On-Chip Memory
External Memory XINTF
Data Space
0x00 0000
Prog Space
Data Space
Prog Space
M0 Vector - RAM (32 x 32)
(Enabled if VMAP = 0)
M0 SARAM (1K x 16)
M1 SARAM (1K x 16)
Peripheral Frame 0
Reserved
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
Peripheral Frame 0
Reserved
0x00 0040
0x00 0400
0x00 0800
0x00 0D00
Reserved
Low 64K
(24x/240x Equivalent Data Space)
0x00 0E00
0x00 2000
0x00 5000
0x00 6000
0x00 7000
XINTF Zone 0 (4K x 16, XZCS0)
(Protected) DMA-Accessible
0x00 4000
0x00 5000
Peripheral Frame 3
(Protected) DMA-Accessible
Peripheral Frame 1
(Protected)
Peripheral Frame 2
(Protected)
Reserved
0x00 8000
0x00 9000
0x00 A000
0x00 B000
0x00 C000
0x00 D000
0x00 E000
L0 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L1 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L2 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L3 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L4 SARAM (4K x 16, DMA-Accessible)
L5 SARAM (4K x 16, DMA-Accessible)
XINTF Zone 6 (1M x 16, XZCS6) (DMA-Accessible)
Reserved
XINTF Zone 7 (1M x 16, XZCS7) (DMA-Accessible)
0x10 0000
0x20 0000
0x30 0000
Reserved
0x33 0000
FLASH (64K x 16, Secure Zone)
0x33 FFF8
0x34 0000
0x38 0080
0x38 0090
0x38 0400
0x38 0800
0x3F 8000
128-bit Password
Reserved
ADC Calibration Data
Reserved
User OTP (1K x 16, Secure Zone)
Reserved
L0 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L1 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L2 SARAM (4K x 16, Secure Zone, Dual-Mapped)
L3 SARAM (4K x 16, Secure Zone, Dual-Mapped)
Reserved
0x3F E000
Boot ROM (8K x 16)
0x3F FFC0
BROM Vector - ROM (32 x 32)
(Enabled if VMAP = 1, ENPIE = 0)
LEGEND:
Only one of these vector maps-M0 vector, PIE vector, BROM vector-should be enabled at a time.
Reserved
High 64K
(24x/240x Equivalent
Program Space)
0x3F 9000
0x3F A000
0x3F B000
0x3F C000
Figure 3-4. F28332/F28232 Memory Map
38
Functional Overview
Copyright © 2007–2011, Texas Instruments Incorporated
Product Folder Link(s):
TI [ TEXAS INSTRUMENTS ]
