欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28335ZHHA 参数 Datasheet PDF下载

TMS320F28335ZHHA图片预览
型号: TMS320F28335ZHHA
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置PC时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28335ZHHA的Datasheet PDF文件第125页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第126页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第127页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第128页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第130页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第131页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第132页浏览型号TMS320F28335ZHHA的Datasheet PDF文件第133页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
www.ti.com  
SPRS439IJUNE 2007REVISED MARCH 2011  
V , V  
DDIO DD3VFL  
V , V  
DDA2 DDAIO  
(3.3 V)  
V , V  
DD DD1A18,  
V
DD2A18  
(1.9 V/1.8 V)  
XCLKIN  
X1/X2  
(A)  
OSCCLK/8  
OSCCLK/16  
XCLKOUT  
User-Code Dependent  
t
OSCST  
t
w(RSL1)  
XRS  
Address/Data Valid. Internal Boot-ROM Code Execution Phase  
Address/Data/  
Control  
(Internal)  
User-Code Execution Phase  
User-Code Dependent  
t
d(EX)  
(B)  
h(boot-mode)  
t
Boot-Mode  
Pins  
GPIO Pins as Input  
Boot-ROM Execution Starts  
Peripheral/GPIO Function  
Based on Boot Code  
(C)  
GPIO Pins as Input (State Depends on Internal PU/PD)  
User-Code Dependent  
I/O Pins  
A. Upon power up, SYSCLKOUT is OSCCLK/4. Since both the XTIMCLK and CLKMODE bits in the XINTCNF2 register  
come up with a reset state of 1, SYSCLKOUT is further divided by 4 before it appears at XCLKOUT. This explains  
why XCLKOUT = OSCCLK/16 during this phase. Subsequently, boot ROM changes SYSCLKOUT to OSCCLK/2.  
Because the XTIMCLK register is unchanged by the boot ROM, XCLKOUT is OSCCLK/8 during this phase.  
B. After reset, the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code  
branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in  
debugger environment), the boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT  
will be based on user environment and could be with or without PLL enabled.  
C. See Section 6.8 for requirements to ensure a high-impedance state for GPIO pins during power-up.  
Figure 6-6. Power-on Reset  
Copyright © 2007–2011, Texas Instruments Incorporated  
Electrical Specifications  
129  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232  
 复制成功!