欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5416ZGU160 参数 Datasheet PDF下载

TMS320VC5416ZGU160图片预览
型号: TMS320VC5416ZGU160
PDF下载: 下载PDF文件 查看货源
内容描述: TMS320VC5416定点数字信号处理器 [TMS320VC5416 Fixed-Point Digital Signal Processor]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 98 页 / 855 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第44页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第45页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第46页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第47页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第49页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第50页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第51页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第52页  
TMS320VC5416  
Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS095OMARCH 1999REVISED JANUARY 2005  
3.17 DMA Subbank Addressed Registers  
The direct memory access (DMA) controller has several control registers associated with it. The main  
control register (DMPREC) is a standard memory-mapped register. However, the other registers are  
accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed  
through a single memory location. The DMA subbank address (DMSA) register is used as a pointer to  
select a particular register within the subbank, while the DMA subbank data (DMSD) register or the DMA  
subbank data register with autoincrement (DMSDI) is used to access (read or write) the selected register.  
When the DMSDI register is used to access the subbank, the subbank address is automatically  
postincremented so that a subsequent access affects the next register within the subbank. This  
autoincrement feature is intended for efficient, successive accesses to several control registers. If the  
autoincrement feature is not required, the DMSDN register should be used to access the subbank.  
Table 3-18 shows the DMA controller subbank addressed registers and their corresponding subaddresses.  
Table 3-18. DMA Subbank Addressed Registers  
SUB- AD-  
NAME  
ADDRESS  
DESCRIPTION  
DMA channel 0 source address register  
DRESS  
00h  
01h  
02h  
03h  
04h  
05h  
06h  
07h  
08h  
09h  
0Ah  
0Bh  
0Ch  
0Dh  
0Eh  
0Fh  
10h  
11h  
12h  
13h  
14h  
15h  
16h  
17h  
18h  
19h  
1Ah  
1Bh  
1Ch  
1Dh  
1Eh  
DMSRC0  
DMDST0  
DMCTR0  
DMSFC0  
DMMCR0  
DMSRC1  
DMDST1  
DMCTR1  
DMSFC1  
DMMCR1  
DMSRC2  
DMDST2  
DMCTR2  
DMSFC2  
DMMCR2  
DMSRC3  
DMDST3  
DMCTR3  
DMSFC3  
DMMCR3  
DMSRC4  
DMDST4  
DMCTR4  
DMSFC4  
DMMCR4  
DMSRC5  
DMDST5  
DMCTR5  
DMSFC5  
DMMCR5  
DMSRCP  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
56h/57h  
DMA channel 0 destination address register  
DMA channel 0 element count register  
DMA channel 0 sync select and frame count register  
DMA channel 0 transfer mode control register  
DMA channel 1 source address register  
DMA channel 1 destination address register  
DMA channel 1 element count register  
DMA channel 1 sync select and frame count register  
DMA channel 1 transfer mode control register  
DMA channel 2 source address register  
DMA channel 2 destination address register  
DMA channel 2 element count register  
DMA channel 2 sync select and frame count register  
DMA channel 2 transfer mode control register  
DMA channel 3 source address register  
DMA channel 3 destination address register  
DMA channel 3 element count register  
DMA channel 3 sync select and frame count register  
DMA channel 3 transfer mode control register  
DMA channel 4 source address register  
DMA channel 4 destination address register  
DMA channel 4 element count register  
DMA channel 4 sync select and frame count register  
DMA channel 4 transfer mode control register  
DMA channel 5 source address register  
DMA channel 5 destination address register  
DMA channel 5 element count register  
DMA channel 5 sync select and frame count register  
DMA channel 5 transfer mode control register  
DMA source program page address (common channel)  
48  
Functional Overview