TMS320VC5416
Fixed-Point Digital Signal Processor
www.ti.com
SPRS095O–MARCH 1999–REVISED JANUARY 2005
4
5
Support............................................................................................................................. 51
4.1
Documentation Support ................................................................................................... 51
4.2
Device and Development-Support Tool Nomenclature................................................................ 52
Electrical Specifications...................................................................................................... 53
5.1
5.2
5.3
Absolute Maximum Ratings............................................................................................... 53
Recommended Operating Conditions ................................................................................... 53
Electrical Characteristics ................................................................................................. 54
5.3.1
Test Loading ..................................................................................................... 54
5.3.2 Timing Parameter Symbology ............................................................................................ 55
5.3.3 Internal Oscillator With External Crystal................................................................................. 56
5.4
Clock Options............................................................................................................... 57
5.4.1
Divide-By-Two and Divide-By-Four Clock Options.......................................................... 57
Multiply-By-N Clock Option (PLL Enabled)................................................................... 59
5.4.2
5.5
Memory and Parallel I/O Interface Timing .............................................................................. 60
5.5.1
5.5.2
5.5.3
5.5.4
Memory Read .................................................................................................... 60
Memory Write .................................................................................................... 63
I/O Read .......................................................................................................... 64
I/O Write .......................................................................................................... 65
5.5.5 Ready Timing for Externally Generated Wait States .................................................................. 67
5.5.6 HOLD and HOLDA Timings............................................................................................... 72
5.5.7 Reset, BIO, Interrupt, and MP/MC Timings............................................................................. 74
5.5.8 Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings .......................................... 76
5.5.9 External Flag (XF) and TOUT Timings .................................................................................. 77
5.5.10 Multichannel Buffered Serial Port (McBSP) Timing .................................................................. 78
5.5.10.1 McBSP Transmit and Receive Timings.................................................................... 78
5.5.10.2 McBSP General-Purpose I/O Timing ...................................................................... 81
5.5.10.3 McBSP as SPI Master or Slave Timing.................................................................... 82
5.5.11 Host-Port Interface Timing............................................................................................... 86
5.5.11.1 HPI8 Mode..................................................................................................... 86
5.5.11.2 HPI16 Mode ................................................................................................... 90
Mechanical Data................................................................................................................. 93
6
6.1
Package Thermal Resistance Characteristics.......................................................................... 93
4
Contents