欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5416ZGU160 参数 Datasheet PDF下载

TMS320VC5416ZGU160图片预览
型号: TMS320VC5416ZGU160
PDF下载: 下载PDF文件 查看货源
内容描述: TMS320VC5416定点数字信号处理器 [TMS320VC5416 Fixed-Point Digital Signal Processor]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 98 页 / 855 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第30页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第31页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第32页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第33页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第35页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第36页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第37页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第38页  
TMS320VC5416  
Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS095OMARCH 1999REVISED JANUARY 2005  
3.11 Enhanced External Parallel Interface (XIO2)  
The device external interface has been redesigned to include several improvements, including:  
simplification of the bus sequence, more immunity to bus contention when transitioning between read and  
write operations, the ability for external memory access to the DMA controller, and optimization of the  
power-down modes.  
The bus sequence on the device still maintains all of the same interface signals as on previous 54x  
devices, but the signal sequence has been simplified. Most external accesses now require 3 cycles  
composed of a leading cycle, an active (read or write) cycle, and a trailing cycle. The leading and trailing  
cycles provide additional immunity against bus contention when switching between read operations and  
write operations. To maintain high-speed read access, a consecutive read mode that performs  
single-cycle reads as on previous 54x devices is available.  
Figure 3-13 shows the bus sequence for three cases: all I/O reads, memory reads in nonconsecutive  
mode, or single memory reads in consecutive mode. The accesses shown in Figure 3-13 always require 3  
CLKOUT cycles to complete.  
CLKOUT  
A[22:0]  
D[15:0]  
R/W  
READ  
MSTRB or IOSTRB  
PS/DS/IS  
Leading  
Cycle  
Read  
Cycle  
Trailing  
Cycle  
Figure 3-13. Nonconsecutive Memory Read and I/O Read Bus Sequence  
Figure 3-14 shows the bus sequence for repeated memory reads in consecutive mode. The accesses  
shown in Figure 3-14 require (2 + n) CLKOUT cycles to complete, where n is the number of consecutive  
reads performed.  
34  
Functional Overview