欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5416ZGU160 参数 Datasheet PDF下载

TMS320VC5416ZGU160图片预览
型号: TMS320VC5416ZGU160
PDF下载: 下载PDF文件 查看货源
内容描述: TMS320VC5416定点数字信号处理器 [TMS320VC5416 Fixed-Point Digital Signal Processor]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 98 页 / 855 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第6页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第7页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第8页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第9页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第11页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第12页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第13页浏览型号TMS320VC5416ZGU160的Datasheet PDF文件第14页  
TMS320VC5416  
Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS095OMARCH 1999REVISED JANUARY 2005  
2
Introduction  
This section describes the main features of the TMS320VC5416, lists the pin assignments, and describes  
the function of each pin. This data manual also provides a detailed description section, electrical  
specifications, parameter measurement information, and mechanical data about the available packaging.  
NOTE  
This data manual is designed to be used in conjunction with the TMS320C54x™ DSP  
Functional Overview (literature number SPRU307).  
2.1 Description  
The TMS320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the device unless  
otherwise specified) is based on an advanced modified Harvard architecture that has one program  
memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a  
high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip  
peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction  
set.  
Separate program and data spaces allow simultaneous access to program instructions and data, providing  
a high degree of parallelism. Two read operations and one write operation can be performed in a single  
cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture.  
In addition, data can be transferred between data and program spaces. Such parallelism supports a  
powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single  
machine cycle. The device also includes the control mechanisms to manage interrupts, repeated  
operations, and function calls.  
2.2 Pin Assignments  
Figure 2-1 illustrates the ball locations for the 144-pin ball grid array (BGA) package and is used in  
conjunction with Table 2-1 to locate signal names and ball grid numbers. Figure 2-2 provides the pin  
assignments for the 144-pin low-profile quad flatpack (LQFP) package.  
2.2.1 Terminal Assignments for the GGU Package  
13 12 11 10  
9
8
7
6
5
4
3
2
1
A
B
C
D
E
F
G
H
J
K
L
M
N
Figure 2-1. 144-Ball GGU MicroStar BGA™ (Bottom View)  
10  
Introduction