TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F – OCTOBER 2003 – REVISED SEPTEMBER 2005
www.ti.com
Revision History
This data manual was revised from SPRS230E to SPRS230F. Substantial additions and changes were
made to the electrical specifications section.
Scope:
this document has been reviewed for technical accuracy; the technical content is up to date as of
the specified release date with the following changes:
Technical Changes Made for Revision F
Location
Global:
Additions, Deletions, Changes
Changed from Advance Information to Production Data.
Extensive changes were made to the electrical specifications section, including addition of several
new sections.
Changed SCIRXB to SCIRXDB and SCITXB to SCITXDB to be consistent with SCIRXDA, etc.
-
and
Added package designators to temperature options on features page
Added information on UCD9501 device nomenclature to Note 2 of the hardware features table and
modified other parts of the table
Modified pinouts for F2808 and F2806, correcting some GPIO options
Modified the descriptions of TRST, XCLKOUT, XCLKIN, X1, ADCREFM, and ADCREFP pins
Added information on addresses 0x3F7FF0 - 0x3F7FF5 that are reserved for data variables and
changed the note
Added a note about programming code security to the three flash sector address tables
Changed 12-bit ADC Registers to ADC Result Registers (dual mapped)
Added ADC Result Registers
Modified PartID and RevID information
Added a reserved address to the F2808 memory map
Changed the note about programming code under Code Security
Modified the Boot ROM address in the memory maps for the F2806, F2801, and UCD9501 devices.
Modified description of security and password protection
Modified ADC description
Added a row to the Peripheral Frame 0 registers table for ADC Result Registers
Modified Device Emulation Registers table
Modified the Clock and Reset Domains figure
Modified the descriptions for the XCLK, HISPCP, and LOSPCP registers
Modified the OSC and PLL Block Diagram
Changed the description of the OSC and PLL block
Split the recommended crystal/clock connection figure into two figures - Using the Internal Oscillator
and Using a 3.3-V External Oscillator - and added a third figure, Using a 1.8-V External Oscillator
Modified the PLLCR Register Bit Definitions table
Modified the Possible PLL Configuration Modes table
Modified description in section on Loss of Input Clock
Modified the Low-Power Modes table
Changed HiRes to HRPWM in the ePWM Control and Status Registers table
Modified the Multiple PWM Modules in a System table
Modified ADC Pin Connections With Internal Reference figure
Modified the Serial Peripheral Interface (SPI) features list by deleting the sentence following the baud
rate equations
Added F2808 GPIO MUX Table
Added a figure to show device nomenclature for the UCD family
Changed values in the Absolute Maximum Ratings table and added junction temperature range
Modified the Recommended Operating Conditions table
8
Revision History
TI [ TEXAS INSTRUMENTS ]
